



Institut
Mines-Télécom

Design of Reliable Processors Based on Unreliable Devices

Séminaire COMELEC

Lirida Alves de Barros Naviner
Paris, 1 July 2013





Outline

Basics on reliability

Technology Aspects

Design for Reliability

Conclusions



What is Reliability ?

Reliability is the ability of a system or component to perform its required functions under stated conditions for a specified period of time.



What is Reliability ?

Reliability is the ability of a system or component to perform its required functions under **stated conditions** for a **specified period of time**.

When is Reliability Important ?

■ Safety critical applications


- Biomedical
- Transport
- Spatial
- Energy
- Security
- ...

■ But today also for

- Computer
- Communications
- Consumer




Is the Electronics Reliable ?






Advances in CMOS

- Moore's law (popular form) : $2 \times N_{tr}/mm^2$ every 18 months



Intel 4004 (1971) : $10\mu m$ and 2.3×10^3 tr



Intel Xeon Phi (2012) : 22nm and 5×10^9 tr


■ Scaling issues

- Design complexity, test challenge, low power voltage
- Variability – Modelling
- Sensitivity to unscaled environmental disturbances

■ Scaling effects

- Yield decrease
- **Reliability decrease**


Scaling and Reliability




ageing, single and multiple transient faults



Fault Propagation



Fault




Propagation and
Failure

Crash



Bathtub Curve






Some Metrics

- Mean Time To Failures $MTTF$
- Mean Time To Repair $MTTR$
- **Mean Time Between Failures**
 $MTBF$
- **Failures In Time** FIT
- Failure Rate

$$R = e^{-\frac{\text{Time}}{MTBF}}$$

$$R = \text{Prob(exact)}$$

How to get optimized design of processors ?



How to get **optimized** design of **reliable** processors based on **unreliable** devices ?




- Risk minimization
- More (than) Moore
- Fabless generalization


Reliability improvement
⇒ **penalties !**

Masking Effects

Electrical masking



Logic masking




Timing masking




⇒ Reliability assessment !



Hardware Fault Injection



Probabilistic Transfer Matrices (PTM)




$$ITM_{OR}$$

inputs	outputs
00	0 1
01	1 0
10	0 1
11	0 1

$$PTM_{OR}$$

inputs	outputs
00	0 1
01	$q \quad 1-q$
10	$1-q \quad q$
11	$1-q \quad q$



$$ITM_{XOR3}$$

inputs	outputs
000	1 0
001	0 1
010	0 1
011	1 0
100	0 1
101	1 0
110	1 0
111	0 1


$$PTM_{XOR3}$$

inputs	outputs
000	$q \quad 1-q$
001	$1-q \quad q$
010	$1-q \quad q$
011	$q \quad 1-q$
100	$1-q \quad q$
101	$q \quad 1-q$
110	$q \quad 1-q$
111	$1-q \quad q$

- [1] S. Krishnaswamy, G.F Viamontes, I.L. Markov, I.L and J.P Hayes, Accurate reliability evaluation and enhancement via probabilistic transfer matrices, DATE'2005


*

PTM Computation



$$\text{PTM}_{L1} = \text{PTM}_{\text{AND}} \otimes \text{PTM}_{\text{NOT}} = \begin{bmatrix} q \cdot \begin{bmatrix} p & q \\ q & p \end{bmatrix} & p \cdot \begin{bmatrix} p & q \\ q & p \end{bmatrix} \\ q \cdot \begin{bmatrix} p & q \\ q & p \end{bmatrix} & p \cdot \begin{bmatrix} p & q \\ q & p \end{bmatrix} \\ q \cdot \begin{bmatrix} p & q \\ q & p \end{bmatrix} & p \cdot \begin{bmatrix} p & q \\ q & p \end{bmatrix} \\ p \cdot \begin{bmatrix} p & q \\ q & p \end{bmatrix} & q \cdot \begin{bmatrix} p & q \\ q & p \end{bmatrix} \end{bmatrix} = \begin{bmatrix} pq & q^2 & p^2 & pq \\ q^2 & pq & pq & p^2 \\ pq & q^2 & p^2 & pq \\ q^2 & pq & pq & p^2 \\ pq & q^2 & p^2 & pq \\ q^2 & pq & pq & p^2 \\ p^2 & pq & pq & q^2 \\ pq & p^2 & q^2 & pq \end{bmatrix}$$

PTM Computation



$$\text{PTM}_{\text{NOT}} = \begin{bmatrix} p & q \\ q & p \end{bmatrix}$$

$$\text{PTM}_{\text{AND}} = \begin{bmatrix} q & p \\ q & p \\ q & p \\ p & q \end{bmatrix}$$

$$\text{PTM}_{\text{NOR}} = \begin{bmatrix} p & q \\ q & p \\ q & p \\ q & p \end{bmatrix}$$

$$\text{PTM}_{\text{CIR}} = \text{PTM}_{\text{L1}} \cdot \text{PTM}_{\text{NOR}} = \begin{bmatrix} pq & q^2 & p^2 & pq \\ q^2 & pq & pq & p^2 \\ pq & q^2 & p^2 & pq \\ q^2 & pq & pq & p^2 \\ pq & q^2 & p^2 & pq \\ q^2 & pq & pq & p^2 \\ p^2 & pq & pq & q^2 \\ pq & p^2 & q^2 & pq \end{bmatrix} \cdot \begin{bmatrix} p & q \\ q & p \\ q & p \\ q & p \end{bmatrix} = \begin{bmatrix} 2p^2q + pq^2 + q^3 & p^2q + 2pq^2 + p^3 \\ p^2q + 3pq^2 & 2p^2q + p^3 + q^3 \\ 2p^2q + pq^2 + q^3 & p^2q + 2pq^2 + p^3 \\ p^2q + 3pq^2 & 2p^2q + p^3 + q^3 \\ 2p^2q + pq^2 + q^3 & p^2q + 2pq^2 + p^3 \\ p^2q + 3pq^2 & 2pq^2 + p^3 + q^3 \\ 2pq^2 + p^3 + q^3 & 3p^2q + pq^2 \\ 2p^2q + pq^2 + q^3 & p^2q + 2pq^2 + p^3 \end{bmatrix}$$

Reliability Calculation with PTM

$$R_{cir} = \sum_{ITM_{cir}(i,j)=1} p(j|i)p(i)$$

- $p(i)$ is the probability of input value i
- $p(j|i)$ is the $(i,j)th$ element in PTM_{cir}

$$\begin{aligned} ITM_{CIR} &= \begin{bmatrix} 1 & 0 \\ 0 & 1 \\ 1 & 0 \\ 0 & 1 \\ 1 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 0 \end{bmatrix} & PTM_{CIR} &= \begin{bmatrix} 2p^2q + pq^2 + q^3 & p^2q + 2pq^2 + p^3 \\ p^2q + 3pq^2 & 2p^2q + p^3 + q^3 \\ 2p^2q + pq^2 + q^3 & p^2q + 2pq^2 + p^3 \\ p^2q + 3pq^2 & 2p^2q + p^3 + q^3 \\ 2p^2q + pq^2 + q^3 & p^2q + 2pq^2 + p^3 \\ p^2q + 3pq^2 & 2pq^2 + p^3 + q^3 \\ 2pq^2 + p^3 + q^3 & 3p^2q + pq^2 \\ 2p^2q + pq^2 + q^3 & p^2q + 2pq^2 + p^3 \end{bmatrix} \end{aligned}$$



Signal Probability and Reliability (SPR)

$$S = \begin{bmatrix} 0_c & 1_i \\ 0_i & 1_c \end{bmatrix}$$

$$SPR_S = \begin{bmatrix} p(s = 0_c) & p(s = 1_i) \\ p(s = 0_i) & p(s = 1_c) \end{bmatrix} = \begin{bmatrix} s_0 & s_1 \\ s_2 & s_3 \end{bmatrix}$$


$$R_S = p(s = 0_c) + p(s = 1_c) = s_0 + s_3$$

- [1] D. Franco, M. Vasconcelos, L. Naviner et J.-F. Naviner, Signal Probability for Reliability Evaluation of Logic Circuits, Microelectronics Reliability Journal, Septembre 2008, vol. 48, pp. 1586-1591

Signal Reliability Propagation

$$A_4 = \begin{bmatrix} 0.5 & 0 \\ 0 & 0.5 \end{bmatrix}$$

$$B_4 = \begin{bmatrix} 0.5 & 0 \\ 0 & 0.5 \end{bmatrix}$$



ITM_{NAND}

$$\begin{bmatrix} 0 & 1 \\ 0 & 1 \\ 0 & 1 \\ 1 & 0 \end{bmatrix} \rightarrow y_3$$

y_0

$$\begin{bmatrix} 0.25 & 0 & 0 & 0 \\ 0 & 0.25 & 0 & 0 \\ 0 & 0 & 0.25 & 0 \\ 0 & 0 & 0 & 0.25 \end{bmatrix} \times \begin{bmatrix} 0.08 & 0.92 \\ 0.08 & 0.92 \\ 0.08 & 0.92 \\ 0.92 & 0.08 \end{bmatrix} = \begin{bmatrix} 0.02 & 0.23 \\ 0.02 & 0.23 \\ 0.02 & 0.23 \\ 0.23 & 0.02 \end{bmatrix}$$

$\begin{bmatrix} 0.23 & 0.02 \\ 0.06 & 0.69 \end{bmatrix}$

Y_4

$I_{NAND} = A_4 \otimes B_4 \quad PTM_{NAND} \quad p(y)$

★




Reconvergent Signals

$$a = b$$

$$A_4 = \begin{bmatrix} a_0 & 0 \\ 0 & a_3 \end{bmatrix}$$
$$B_4 = \begin{bmatrix} b_0 & 0 \\ 0 & b_3 \end{bmatrix}$$

circuit



$$y(0) \quad Y(0)_4 = \begin{bmatrix} a_3q & a_3\bar{q} \\ a_0\bar{q} & a_0q \end{bmatrix}$$
$$y(1) \quad Y(1)_4 = \begin{bmatrix} b_3q & b_3\bar{q} \\ b_0\bar{q} & b_0q \end{bmatrix}$$

$$R(\text{circuit}) = R_{y(0)}R_{y(1)} = a_3b_3q^2 + a_3b_0q^2 + a_0b_3q^2 + a_0b_0q^2$$

Multipath SPR

Pass 1 :


$$A_4 = \begin{bmatrix} 1 & 0 \\ 0 & 0 \end{bmatrix}$$



$$R(circuit, a_0) = R_{y(0)} R_{y(1)} a_0 = a_0 q^2$$

Pass 2 :


$$A_4 = \begin{bmatrix} 0 & 0 \\ 0 & 1 \end{bmatrix}$$



$$R(circuit, a_3) = R_{y(0)} R_{y(1)} a_3 = a_3 q^2$$

$$R(circuit) = R(circuit, a_0) + R(circuit, a_3) = a_0 q^2 + a_3 q^2$$

Multipath SPR



$$SPR_{D_i} = ITM_{G_1} \times (SPR_A \otimes SPR_{B_i}) \times PTM_{G_1} \quad (1)$$

$$SPR_{E_i} = ITM_{G_2} \times (SPR_{B_i} \otimes SPR_C) \times PTM_{G_2} \quad (2)$$


$$SPR_{S_i} = ITM_{G_3} \times (SPR_{D_i} \otimes SPR_{E_i}) \times PTM_{G_3} \quad (3)$$

$$SPR_S = \sum_{i=1}^4 SPR_{S_i} \times w_i \quad (4)$$

- [1] D. Teixeira Franco, M. Rabelo de Vasconcelos, L. A. B. de Naviner, and J. cois Naviner, "A Tool for Signal Reliability Analysis of Logic Circuits," DATE'09




Conditional Probability



$$p(Z_1 = i) = f_1(S, I_1, B_1) \Rightarrow p(Z_1 = i | S = k) = f_1(I_1, B_1)$$

$$p(Z_2 = j) = f_2(S, I_2, B_2) \Rightarrow p(Z_2 = j | S = k) = f_2(I_2, B_2)$$

Conditional Probability



Logic XOR



Conditional Probability Matrices (CPM)

$$CPM_Z = \begin{pmatrix} p(z_1/a_1) & p(z_1/a_2) & p(z_1/a_3) & p(z_1/a_4) \\ p(z_2/a_1) & p(z_2/a_2) & p(z_2/a_3) & p(z_2/a_4) \\ p(z_3/a_1) & p(z_3/a_2) & p(z_3/a_3) & p(z_3/a_4) \\ p(z_4/a_1) & p(z_4/a_2) & p(z_4/a_3) & p(z_4/a_4) \end{pmatrix}$$

★

- [1] J. Torras Flaquer, J.-M. Daveau, L. Naviner and Ph. Roche, Handling reconvergent paths using conditional probabilities in combinatorial logic netlists reliability estimation, IEEE ICECS'10.




Conditional Probability Matrices (CPM)

$$CPM_Y = \begin{pmatrix} p(y_1/s_1^1 \cap \dots \cap s_1^N) & \dots & p(y_1/s_4^1 \cap \dots \cap s_4^N) \\ p(y_2/s_1^1 \cap \dots \cap s_1^N) & \dots & p(y_1/s_4^1 \cap \dots \cap s_4^N) \\ p(y_3/s_1^1 \cap \dots \cap s_1^N) & \dots & p(y_1/s_4^1 \cap \dots \cap s_4^N) \\ p(y_4/s_1^1 \cap \dots \cap s_1^N) & \dots & p(y_1/s_4^1 \cap \dots \cap s_4^N) \end{pmatrix}$$

- [1] J. Torras Flaquer, J.-M. Daveau, L. Naviner and Ph. Roche, Handling reconvergent paths using conditional probabilities in combinatorial logic netlists reliability estimation, IEEE ICECS'10.

Reliability based on CPM



$$SPR_Z = ITM_{G_{out}}^T \cdot M_{XY} \cdot PTM_{G_{out}}^T$$

$$CPM_{X/A \cap B} = \prod_{i=0}^M CPM_{Pi}$$


$$CPM_{Y/A \cap B} = \prod_{i=0}^N CPM_{Gi}$$

$$p(x_i \cap y_j) = \sum_{k=1}^4 \sum_{l=1}^4 p(x_i/a_k \cap b_l) \cdot p(y_j/a_k \cap b_l) \cdot p(a_k) \cdot p(b_l)$$

Probabilistic Binomial Reliability Model

$$R = \sum_{j=0}^{2^{n_e}-1} \prod_{\text{fault-free}} q_i \prod_{\text{faulty}} (1-q_i) \sum_{i=0}^{2^{n_x}-1} p(\mathbf{x}_i) \left(\overline{\mathbf{y}(\mathbf{x}_i, \mathbf{e}_0) \oplus \mathbf{y}(\mathbf{x}_i, \mathbf{e}_j)} \right)$$

- Logical masking features
- Technology/profile aspects
- Relevant faults
- Relevant input vectors




[1] M. Correia De Vasconcelos, D. Teixeira Franco, L. Alves de Barros Naviner and J. F. Naviner, Reliability Analysis of Combinational Circuits Based on a Probabilistic Binomial Model, IEEE-NEWCAS and TAISA Conference, Montréal, Canada, June 2008.

Probabilistic Binomial Reliability Model

$$R = \sum_{j=0}^{2^{n_e}-1} \prod_{\text{fault-free}} q_i \prod_{\text{faulty}} (1-q_i) \sum_{i=0}^{2^{n_x}-1} p(\mathbf{x}_i) \left(\overline{\mathbf{y}(\mathbf{x}_i, \mathbf{e}_0) \oplus \mathbf{y}(\mathbf{x}_i, \mathbf{e}_j)} \right)$$

- Logical masking features
- Technology/profile aspects
- Relevant faults
- Relevant input vectors




[1] M. Correia De Vasconcelos, D. Teixeira Franco, L. Alves de Barros Naviner and J. F. Naviner, Reliability Analysis of Combinational Circuits Based on a Probabilistic Binomial Model, IEEE-NEWCAS and TAISA Conference, Montréal, Canada, June 2008.

Probabilistic Binomial Reliability Model

$$R = \sum_{j=0}^{2^{n_e}-1} \prod_{\text{fault-free}} q_i \prod_{\text{faulty}} (1-q_i) \sum_{i=0}^{2^{n_x}-1} p(\mathbf{x}_i) \left(\overline{\mathbf{y}(\mathbf{x}_i, \mathbf{e}_0) \oplus \mathbf{y}(\mathbf{x}_i, \mathbf{e}_j)} \right)$$

- Logical masking features
- Technology/profile aspects
- Relevant faults
- Relevant input vectors




[1] M. Correia De Vasconcelos, D. Teixeira Franco, L. Alves de Barros Naviner and J. F. Naviner, Reliability Analysis of Combinational Circuits Based on a Probabilistic Binomial Model, IEEE-NEWCAS and TAISA Conference, Montréal, Canada, June 2008.

Probabilistic Binomial Reliability Model

$$R = \sum_{j=0}^{2^{n_e}-1} \prod_{\text{fault-free}} q_i \prod_{\text{faulty}} (1-q_i) \sum_{i=0}^{2^{n_x}-1} p(\mathbf{x}_i) \left(\overline{\mathbf{y}(\mathbf{x}_i, \mathbf{e}_0) \oplus \mathbf{y}(\mathbf{x}_i, \mathbf{e}_j)} \right)$$

- Logical masking features
- Technology/profile aspects
- **Relevant faults**
- Relevant input vectors




[1] M. Correia De Vasconcelos, D. Teixeira Franco, L. Alves de Barros Naviner and J. F. Naviner, Reliability Analysis of Combinational Circuits Based on a Probabilistic Binomial Model, IEEE-NEWCAS and TAISA Conference, Montréal, Canada, June 2008.

Probabilistic Binomial Reliability Model

$$R = \sum_{j=0}^{2^{ne}-1} \prod_{\text{fault-free}} q_i \prod_{\text{faulty}} (1-q_i) \sum_{i=0}^{2^{nx}-1} p(\mathbf{x}_i) \left(\overline{\mathbf{y}(\mathbf{x}_i, \mathbf{e}_0) \oplus \mathbf{y}(\mathbf{x}_i, \mathbf{e}_j)} \right)$$


- Logical masking features
- Technology/profile aspects
- Relevant faults
- Relevant input vectors



[1] M. Correia De Vasconcelos, D. Teixeira Franco, L. Alves de Barros Naviner and J. F. Naviner, Reliability Analysis of Combinational Circuits Based on a Probabilistic Binomial Model, IEEE-NEWCAS and TAISA Conference, Montréal, Canada, June 2008.

PBR Implementation

- Simulate (or emulate) errors and then compare outputs
- FIFA : Fault-Injection Fault-Analysis platform^[1,2]
 - Acceleration of fault injection and functional simulation




- [1] E. Marques, N. Maciel, L. Naviner and J. F. Naviner, A New Fault Generator Suitable for Reliability Analysis of Digital Circuits, IEEE CUMTA'10.
- [2] L. Alves de Barros Naviner, J. F. Naviner, G. Gonçalves dos Santos Jr, E. Crespo Marques and N. Maciel, FIFA : A Fault-Injection-Fault-Analysis-based tool for reliability assessment at RTL level, ES-REF'11.



SNAP Approach

■ Fault source and fault propagation





$$ofs = f(ifs, gf, input, gate)$$

- [1] S. Pagliarini, A. Ben Dhia, L. Naviner and J. F. Naviner, SNaP : a Novel Hybrid Method for Circuit Reliability Assessment Under Multiple Faults, ESREF'13.

Reliability Calculation based on SNAP

■ $R = q^{ofs}$





Comparisons

	Accuracy	Complexity	Trade-off	FPGA
PTM	😊😊😊	😢😢😢	-	-
SPR	😊😢	😊😊😊	-	-
SPR-MP	😊😊😊	😊😊😢	Yes	-
CPM	😊😊😊	😊😊😢	Yes	-
PBR	😊😊😊	😊😊😢	Yes	Yes
SNAP	😊😊😢	😊😊😊	-	Yes



Conclusions

- Reliability issues and challenges
- Need of cost-effective fault tolerant architectures
- Need of efficient assessment approaches
- Some Telecom ParisTech contributions (models, methods and tools)
 - SPR, SPR-MP, CPM, SPR-DWAA
 - PBR, FIFA, SNAP, ...



Conclusions

- Reliability issues and challenges
- Need of **cost-effective** fault tolerant architectures
- Need of **efficient** assessment approaches
- Some Telecom ParisTech contributions (models, methods and tools)
 - SPR, SPR-MP, CPM, SPR-DWAA
 - PBR, FIFO, SNAP, ...





To know more about ...

Contact : Prof. Lirida A. B. Naviner
lirida.naviner@telecom-paristech.fr

Visit : <http://nanoelec.wp.mines-telecom.fr>