Renesas Mobile - What We Do…

- Renesas Mobile is well placed to help customers maximise the potential of the wireless revolution by delivering groundbreaking solutions that **drive the wide adoption of LTE** multi-mode devices into high volume segments from smartphones and tablets to embedded devices.

- Our portfolio of solutions to OEMs and ODMs worldwide includes:
  - Versatile and flexible **Mobile Platforms**
  - High performance **Application processors**
  - Highly integrated **Slim multi-mode cellular modems**
Renesas Mobile Pedigree

Mobile Multimedia Business
• Global No.1 APE & Co-processor
• Global No.5 RF Device
• Most Efficient SoC Implementation Technology
• Software & Integration

Wireless Modem Unit
• Most robust & Widely deployed Modem Technology
• Global Field support Infrastructure
• Strong IPR & Contributions for Standardization

• REL one of the largest Semiconductor Suppliers
• REL Created on April 1st, 2010 as the combined operations of former NEC Electronics and Renesas Technology
• REL has a consolidated turnover of around ~10B$

Legacy experience across GSM/EDGE, WCDMA/HSPA, and LTE, having shipped modems powering over 2 Billion mobile devices
Renesas Mobile’s Worldwide Presence

- USA: San Diego, Irving
- UK: Farnborough
- DENMARK: Copenhagen
- FINLAND: Helsinki, Oulu, Tampere, Salo
- JAPAN: Tokyo, RMC HQ Takasaki, Kodaira, Nagoya
- KOREA: Seoul
- FRANCE: Rennes, Paris
- CHINA: Beijing, Shanghai
- GERMANY: Munich
- INDIA: Bangalore
- TAIWAN: Taipei
Outline

- PCB stack-up and material losses ($\varepsilon_r$, tan$\delta$, skin effect)
- Signal layers topologies and return current path
- Mixed signal design rules
  - Power and Ground stack-up
  - Ground routing rules
  - Signal routing rules
- Decoupling strategy: Frequency Domain Target Impedance Method (FDTIM)
- Decoupling placement rules
  - RF/analog ICs
  - High current power rails
- References
PCB stack-up construction

- PCB constructed from multiple alternating layers of core, prepreg and copper foil materials heat-pressed and glued together.
- Example of a 10-layers PCB stack-up

- **Core:**
  hardened fiber glass-weaves material with epoxy resin. It acts as an insulation layer between the copper foils.

- **Prepreg:**
  non-hardened fiber glass-weaves material with epoxy resin. It acts as an insulation layer between core layers and is the gluing agent for the cores

<table>
<thead>
<tr>
<th>Layers</th>
<th>Type</th>
<th>Copper(*)</th>
<th>Symbol</th>
<th>Laminate Thickness (microns)</th>
<th>Prepreg Thickness (microns)</th>
<th>Laminate Thickness (mills)</th>
<th>Dielectric Thickness (microns)</th>
<th>1037</th>
<th>1060</th>
<th>3313</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>E</td>
<td>45</td>
<td>1</td>
<td>106</td>
<td>106</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>P</td>
<td>17.5</td>
<td>2</td>
<td>130</td>
<td>5</td>
<td>130</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>L</td>
<td>17.5</td>
<td>3</td>
<td>234</td>
<td>217</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>P</td>
<td>17.5</td>
<td>4</td>
<td>130</td>
<td>5</td>
<td>130</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>L</td>
<td>17.5</td>
<td>5</td>
<td>234</td>
<td>217</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>P</td>
<td>17.5</td>
<td>6</td>
<td>130</td>
<td>5</td>
<td>130</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>L</td>
<td>17.5</td>
<td>7</td>
<td>234</td>
<td>199</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>L</td>
<td>17.5</td>
<td>8</td>
<td>130</td>
<td>5</td>
<td>130</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>P</td>
<td>17.5</td>
<td>9</td>
<td>106</td>
<td>106</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>E</td>
<td>45</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

TOTAL 230 520 914 1364

Thickness on material 1.50
Thickness on finished copper 1.59

(*) E = Base copper 9 μ = Electroplating copper
(*) L, P or LP = Base copper
(*) L, EP or ELP = Base copper + Electroplating copper
E = External layer
L = Inner logical layer
P = Plane copper layer (Gnd or Power)
LP = Mixed layer

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Type</th>
<th>Copper(Byte)</th>
</tr>
</thead>
<tbody>
<tr>
<td>External copper</td>
<td>E</td>
<td>1</td>
</tr>
<tr>
<td>Internal copper</td>
<td>L</td>
<td>2</td>
</tr>
<tr>
<td>Prep</td>
<td>P</td>
<td>3</td>
</tr>
<tr>
<td>Core</td>
<td>E</td>
<td>4</td>
</tr>
</tbody>
</table>
Signal layers: Layer count estimation

- In high density BGAs, many signal layers are required to achieve full break of all available IOs
- Estimation of the minimum number of layers $N_{min}$ required for a balanced PCB stack-up:

$$N_{min} = \begin{cases} \left\lceil \frac{\text{max(depth row,depth column)}}{2} \right\rceil, & \text{if } \left\lceil \frac{\text{max(depth row,depth column)}}{2} \right\rceil \text{ is even} \\ \left\lceil \frac{\text{max(depth row,depth column)}}{2} \right\rceil + 1, & \text{if } \left\lceil \frac{\text{max(depth row,depth column)}}{2} \right\rceil \text{ is odd} \end{cases}$$

- Example: Xilinx Virtex 5 SXT in a FF665 BGA package:
  - $N_{min} = 8$
Material loss consideration: Relative dielectric constant $\varepsilon_r$

- $\varepsilon_r$ is a measure of material’s ability:
  - to be polarized by an electric field and store electrostatic energy
  - to facilitate signal propagation.
  - The higher the relative dielectric constant:
    - the slower a signal travels on a wire,
    - the lower the impedance of a given trace geometry
    - the larger the stray capacitance along a transmission line.

- $\varepsilon_r$ is generally an inverse function of its frequency.
  - Digital signals are comprised of many harmonics
  - The impedance of a transmission line goes down as frequency goes up resulting in faster edges reflecting more than slower ones.
  - Differences in impedance for RF Broadband can cause signal loss from both reflections and phase distortion (phase jitter) arising from the different frequencies arriving at the destination at different times.

- **Always choose lower $\varepsilon_r$ material with flat frequency response for best signal performance and to minimize signal distortion and phase jitter especially for broadband RF and high speed applications**
Material loss consideration: loss tangent tan(\(\delta\))

- tan(\(\delta\)) is a measure of signal loss as the signal propagates down the transmission line.
- It is the result of electromagnetic wave absorption by the dielectric material and depends on the material’s structure and glass-resin composition.
- A lower tan(\(\delta\)) results in more of the original transmitted signal getting through to its destination.
- Attenuation can be calculated according to:

  \[
  \text{Attenuation [dB.cm]} = \frac{2.3}{2.4} f \cdot \tan(\delta) \cdot \sqrt{\varepsilon_r}
  \]

  - f is the frequency in GHz
  - tan(\(\delta\)) is the dimensionless loss tangent
  - \(\varepsilon_r\) is the relative dielectric constant of the material
Comparison of loss tangent attenuation

### Example:
- Trace length 10 cm
- Design running at 240MSps (I,Q data time interleaved)
- Nyquist equivalent frequency is 120MHz
- Loss due to the dielectric absorption of:
  - Typical FR4 is 0.0046dB per cm and ≈0.05dB for 10cm trace length
  - Hitachi MCL-LX-67Y is 5 times smaller and ≈0.01dB for 10cm trace length.

<table>
<thead>
<tr>
<th>Material</th>
<th>εr</th>
<th>tan(δ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Typical FR4</td>
<td>4</td>
<td>0.02</td>
</tr>
<tr>
<td>GETEK</td>
<td>3.9</td>
<td>0.01</td>
</tr>
<tr>
<td>Isola 370HR</td>
<td>4.17</td>
<td>0.016</td>
</tr>
<tr>
<td>Isola FR406</td>
<td>4.29</td>
<td>0.014</td>
</tr>
<tr>
<td>Isola FR08</td>
<td>3.7</td>
<td>0.011</td>
</tr>
<tr>
<td>Hitachi MCL-LX-67Y</td>
<td>3.4</td>
<td>0.005</td>
</tr>
<tr>
<td>Megtron 6</td>
<td>3.4</td>
<td>0.002</td>
</tr>
<tr>
<td>Nelco 4000-6</td>
<td>4.12</td>
<td>0.012</td>
</tr>
<tr>
<td>Nelco 4000-13 EP</td>
<td>3.7</td>
<td>0.009</td>
</tr>
<tr>
<td>Nelco 4000-13 EP SI</td>
<td>3.2</td>
<td>0.008</td>
</tr>
<tr>
<td>Rogers 4350B</td>
<td>3.48</td>
<td>0.0037</td>
</tr>
</tbody>
</table>
## Material cost comparison

<table>
<thead>
<tr>
<th>Material group</th>
<th>Vendor reference</th>
<th>FR4 relative cost factor</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>FR4 baseline</td>
<td>Nelco 4000-6</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>High Tg / Reliability Filled</td>
<td>Isola 370HR</td>
<td>1.1</td>
<td></td>
</tr>
<tr>
<td>High speed / Low loss</td>
<td>Isola FR08</td>
<td>1.8</td>
<td></td>
</tr>
<tr>
<td>High speed / Low loss</td>
<td>Nelco 4000-13 EP</td>
<td>2.1</td>
<td></td>
</tr>
<tr>
<td>High speed / Very low loss</td>
<td>Hitachi MCL-LX-67Y</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>High speed / Very low loss</td>
<td>Nelco 4000-13 EP SI</td>
<td>3.2</td>
<td></td>
</tr>
<tr>
<td>High frequency</td>
<td>Megtron 6</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>High frequency</td>
<td>Rogers 4350B</td>
<td>5.6</td>
<td></td>
</tr>
</tbody>
</table>

- Hitachi MCL-LX-67Y is the good trade-off between performance and cost for high speed and very low loss application.
The tighter the weave netting the more uniform the dielectric constant.

On a sparse weaving, one leg of the differential pair may be routed directly over a fiber weave while the other leg is routed between the fiber weaves.

- This result in different $\varepsilon_r$ for each leg of the differential pair.
- Loose weaves can cause trace impedance variations and propagation skew in tightly matched signal such as differential pairs.
Skin effect (1)

- In addition to dielectric absorption, signal attenuation can also occur because of resistive losses from the copper trace.
- DC copper trace resistance

\[ R_{\text{DC}} = \rho \frac{L}{A} \]

- \( \rho \): resistivity of the copper: \( 1,68 \times 10^{-11} \Omega \cdot \text{mm} \)
- \( L \): trace length in mm
- \( A \): cross-section area of the trace in mm\(^2\)

- Increasing frequency, the resistive channel increase because current flows through the surface of the copper trace.
- The surface penetration of the current flow is referred to as the skin depth (\( \delta \)).
- The skin effect reduces the cross section area of the copper trace
- **Countering this effect typically requires widening the trace width to increase the surface area.**
Skin effect (2)

- **Skin depth**
  \[ \delta = \sqrt[1-3]{\frac{\rho}{\pi \mu_0 \mu_r}} \sqrt{\frac{1}{f}} \approx 65.23 \times 10^{-3} \sqrt{\frac{1}{f}} \]
  - \( \delta \): skin depth in mm
  - \( f \): frequency in MHz
  - \( \rho \): resistivity of the copper: \( 1.68 \times 10^{-10} \Omega \cdot \text{mm} \)
  - \( \mu_0 = 4\pi \times 10^{-10} \text{H} \cdot \text{mm}^{-1} \)
  - \( \mu_r = 1 \) relative permeability of nonmagnetic material

- **Copper trace resistance**
  \[ R_{\text{AC}} = \frac{\rho}{\delta} \frac{L}{W} \]
  - \( \delta \): skin depth in mm
  - \( \rho \): resistivity of the copper: \( 1.68 \times 10^{-11} \Omega \cdot \text{mm} \)
  - \( L \): trace length in mm
  - \( W \): trace width in mm

Based on the skin depth value for a signal frequency \( f \), signal traces must be sized appropriately to reduce losses because of the skin effect.
Outline

- PCB stack-up and material losses ($\varepsilon_r$, $\tan\delta$, skin effect)
- Signal layers topologies and return current path
- Mixed signal design rules
  - Power and Ground stack-up
  - Ground routing rules
  - Signal routing rules
- Decoupling strategy: Frequency Domain Target Impedance Method (FDTIM)
- Decoupling placement rules
  - RF/analog ICs
  - High current power rails
- References
Signal layers topologies

- **Microstrip**
  - external layer signaling topology
  - Reference plane layer directly adjacent to the signal layer
  - Difference between $\varepsilon_r$ of air and $\varepsilon_r$ of dielectric material causes odd (both lines drive in phase) and even (lines driven 180 out of phase) mode trace velocity differences that results in far-end cross-talk in differential pair routing

- **Stripline**
  - internal layer signaling topology
  - Reference plane layer on top and below the signal layer: provides the best signal isolation
  - Zero far-end cross-talk because of uniform $\varepsilon_r$ surrounding the signal lane

**Used stripline for routing differential pairs**
Return current path

- There is always a current loop, and if some current goes out to somewhere, it will always come back to the source.
- High frequency currents get to the return path through the distribute capacitance of the transmission line since this is the lowest impedance path.
- Return current will flow on the plane adjacent to the trace regardless the plane is Ground, Power, or even other parallel traces.
Return current path Distribution

- Return current is slightly spread out in the adjacent plane but it stays under the trace.
# High speed signal layer differential pairs

- Plan the differential pair routing during the stack-up definition

## microstrip

<table>
<thead>
<tr>
<th>Differential Pairs</th>
<th>Conductor Width (W)</th>
<th>Target Zdiff</th>
<th>Options</th>
<th>Units</th>
<th>Formula Restrictions:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0.1 mm</td>
<td>100 Ohms</td>
<td>Basic Copper Weight</td>
<td>Imperial/Fetric</td>
<td>0.1 &lt; W/H &lt; 3.0, 0.1 &lt; S/H &lt; 3.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>9mil</td>
<td></td>
<td>19mil</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>35mil</td>
<td></td>
<td>17mil</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>70mil</td>
<td></td>
<td>14mil</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>90mil</td>
<td></td>
<td>17mil</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>106mil</td>
<td></td>
<td>17mil</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>14mil</td>
<td></td>
<td>17mil</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>14mil</td>
<td></td>
<td>17mil</td>
</tr>
</tbody>
</table>

### Calculation

$$ W/H = 0.943 \quad S/H = 1.038 $$

### Results

- **2Differential**: 100.884 Ohms
- **Base**: 61.309 Ohms
- **Tolerance**: ±10%
- **Total Copper Thickness**: 53 mil
- **Conductor Temperature**: Temp in (°C) = N/A
- **Temp in (°F) = N/A**

## stripline

<table>
<thead>
<tr>
<th>Differential Pairs</th>
<th>Conductor Width (W)</th>
<th>Target Zdiff</th>
<th>Options</th>
<th>Units</th>
<th>Formula Restrictions:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0.11 mm</td>
<td>100 Ohms</td>
<td>Basic Copper Weight</td>
<td>Imperial/Fetric</td>
<td>0.1 &lt; W/H &lt; 3.0, 0.1 &lt; S/H &lt; 3.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>9mil</td>
<td></td>
<td>19mil</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>35mil</td>
<td></td>
<td>17mil</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>70mil</td>
<td></td>
<td>14mil</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>90mil</td>
<td></td>
<td>17mil</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>106mil</td>
<td></td>
<td>17mil</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>14mil</td>
<td></td>
<td>17mil</td>
</tr>
</tbody>
</table>

### Calculation

$$ W/H = 0.288 \quad S/H = 0.262 $$

### Results

- **2Differential**: 101.798 Ohms
- **Base**: 61.700 Ohms
- **Tolerance**: ±10%
- **Total Copper Thickness**: 53 mil
- **Conductor Temperature**: Temp in (°C) = N/A
- **Temp in (°F) = N/A**
Different via technology

- For high density routing PCB due to high channel count FPGA and RF, mixed signal and digital signal domain insulation laser via must be used for the best signal integrity performance.
Outline

- PCB stack-up and material losses ($\varepsilon_r$, tan$\delta$, skin effect)
- Signal layers topologies and return current path
- Mixed signal design rules
  - Power and Ground stack-up
  - Ground routing rules
  - Signal routing rules
- Decoupling strategy: Frequency Domain Target Impedance Method (FDTIM)
- Decoupling placement rules
  - RF/analog ICs
  - High current power rails
Power & Ground layers

- Segmented Power planes
  - Power shared as much as possible on any designated power layer to reduce the total layer count

- Solid Ground planes
  - Fill the entire layer

- Power placed next to a ground
  - Creates planar capacitance
    - Aids high frequency decoupling
    - Reduces electromagnetic Interference (EMI) radiation
    - Enhance electromagnetic compliance (EMC) robustness

- Given a choice between ground plane or power plane as return current path always choose ground plane
  - Using power plane as return current path for high speed routing layers allows switching noise to couple to the power plane. This must be avoided especially for sensitive power plane such as:
    - RF and analog transceivers
    - PLLs
    - ADCs / DACs

- To avoid this situation sensitive power plane must be isolated from signal layers by sandwiching segmented power layers between solid ground layers
Power Plane rules and layout

- Use separate supplies for analog and digital (even if this is the same voltage)
- **A digital power plane must never overlap an analog power plane**
  - capacitance between the overlapping areas, which is likely to cause RF emissions to pass from one plane to another
Basic principle of EMC: introduction to ground rules and layout in Mixed Signal PCB design

- Current should return to their source as locally and compactly as possible (through the smallest possible loop area)
  - If we do not return current locally and compactly we create a loop antenna
  - Magnitude radiation from small loop antenna is proportional to the:
    - area of the loop
    - Amount of current in the loop
    - Frequency squared

- System should only have one reference.
  - If we create 2 references for a system we create a dipole
  - Magnitude radiation from a small dipole is proportional to the:
    - Length of the wire
    - Amount of current in the wire
    - Frequency

- What we must care in High speed mixed signal PCB design is the possibility that the high-speed digital logic might interfere with low level analog circuits
Separate Analog and Digital grounds?

- Trace crossing over the split between the isolated analog and digital ground plane connected together only at the power supply.
  - High frequency return current have to flow in a large loop producing radiation and high ground inductance
  - Low levels analog current flowing in a large loop are susceptible to interference
  - Analog ground and digital ground planes are at different RF potentials and connected together with long wires: this is a very effective dipole

- Never ever separate analog and digital grounds when designing a mixed signal PCB
Ground rule: use one solid ground plane

- Digital ground signal have no desire to flow through the analog portion of the ground plane and corrupt the analog signal
- Use one solid ground plane for Mixed PCB design and partition the PCB routing in analog and digital sections
Trace rule: Digital signal routed in digital section

- Preferred

- Digital signal must be routed only in the digital section of the board (all layers)
- Respect this rule 100%
- 1 improperly routed trace can destroy an otherwise perfectly good layout

- Poor: digital ground current now flow in the analog section
Mixed signal devices Component placement and ground strategy

- How to connect ADC analog and digital ground pins
  - ADC manufacturers suggest the following:
    “The AGND and DGND pins must be connected together externally to the same low impedance ground plane with minimum lead length. Any extra impedance in the DGND connection will couple more digital noise into the analog circuit through the stray capacitance internal to the IC”
Remember: **Rules for mixed signal design PCB is to use only one solid ground plane and then partitioned into analog and digital sections:**

- It satisfies IC’s manufacturers requirement: connecting AGND and DGND pins together through low impedance
- It meets EMC concern of not creating any unintentional loop or dipole antenna
Summary: Mixed signal PCB partitioning and routing rules

- Do not split the ground plane, use one solid plane under both analog and digital sections of the board
- Use large area ground planes for low impedance current return paths
- Keep over 75% board area for the ground plane
- Separate analog and digital power planes
- Use solid ground planes next to power planes
- Locate all analogue components and lines over the analogue power plane and all digital components and lines over the digital power plane
- Do not route traces over the split in the power planes, unless if traces that must go over the power plane split must be on layers adjacent to the solid ground plane
- Think about where and how the ground return currents are actually flowing
- Partition your PCB with separate analog and digital sections
- Place components properly
Outline

- PCB stack-up and material losses ($\varepsilon_r$, $\tan\delta$, skin effect)
- Signal layers topologies and return current path
- Mixed signal design rules
  - Power and Ground stack-up
  - Ground routing rules
  - Signal routing rules
- Decoupling strategy: Frequency Domain Target Impedance Method (FDTIM)
- Decoupling placement rules
  - RF/analog Ics
  - High current power rails
Capacitor characteristics

- Family of Ceramic surface mount capacitor
- X5R and X7R dielectric
- Minimum impedance value is frequency and capacitance dependent

- Several quantities in parallel to reach target impedance
Target impedance definition

- Based on Ohms Law
- Transient current are important

\[ Z_{\text{TARGET}} = \frac{V_{DD} \times \text{Tolerance}}{I_{\text{MAX}} - I_{\text{MIN}}} = \frac{1V \times 0.02}{1A - 0.1A} = 25m\Omega \]

Must Guarantee that supply will not exceed specified tolerance with given transient current
System that meet target impedance

- Flat in frequency domain
- Acceptable regulation in time domain

**Table:**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage</td>
<td>1 V</td>
</tr>
<tr>
<td>Power</td>
<td>1 W</td>
</tr>
<tr>
<td>Max current</td>
<td>1 A, 1 Ω</td>
</tr>
<tr>
<td>Transient current</td>
<td>50 %</td>
</tr>
<tr>
<td>Min current</td>
<td>0.2 A, 5 Ω</td>
</tr>
<tr>
<td>Ripple</td>
<td>2 %</td>
</tr>
<tr>
<td>Target impedance</td>
<td>25 mΩ</td>
</tr>
<tr>
<td>Voltage drop @ Min current, $Z_{TARGET}$</td>
<td>0.005 V</td>
</tr>
<tr>
<td>Voltage drop @ Max current, $Z_{TARGET}$</td>
<td>0.025 V</td>
</tr>
<tr>
<td>IR Drop = Voltage drop average, $Z_{TARGET}$</td>
<td>0.015 V</td>
</tr>
<tr>
<td>Voltage average, $Z_{TARGET}$</td>
<td>0.985 V</td>
</tr>
</tbody>
</table>
System with resonant peak

- Peak in frequency domain
- Excessive noise in time domain
  - Fail to meet ± 2%
- Resonant peak must be avoided
# Menu of Capacitors

<table>
<thead>
<tr>
<th>Cap Value</th>
<th>Size</th>
<th>Dielectric</th>
<th>Measured value</th>
<th>ESR (mΩ)</th>
<th>L internal (nH)</th>
<th>L mount (nH)</th>
<th>SRF (MHz)</th>
<th>Q</th>
<th># cap to meet 1mΩ target</th>
<th># cap to meet 25mΩ target</th>
</tr>
</thead>
<tbody>
<tr>
<td>100 µF</td>
<td>1812</td>
<td>X5R</td>
<td>80.3 µF</td>
<td>1.8</td>
<td>2.112</td>
<td>0.6</td>
<td>0.341</td>
<td>3.2</td>
<td>2</td>
<td>0</td>
</tr>
<tr>
<td>47 µF</td>
<td>1210</td>
<td>X5R</td>
<td>42.1 µF</td>
<td>1.9</td>
<td>1.487</td>
<td>0.6</td>
<td>0.537</td>
<td>3.7</td>
<td>2</td>
<td>0</td>
</tr>
<tr>
<td>22 µF</td>
<td>1210</td>
<td>X5R</td>
<td>17.7 µF</td>
<td>2.5</td>
<td>1.3</td>
<td>0.6</td>
<td>0.868</td>
<td>4.1</td>
<td>3</td>
<td>0</td>
</tr>
<tr>
<td>10 µF</td>
<td>0805</td>
<td>X5R</td>
<td>7.26 µF</td>
<td>3.6</td>
<td>0.773</td>
<td>0.6</td>
<td>1.594</td>
<td>3.8</td>
<td>4</td>
<td>0</td>
</tr>
<tr>
<td>4.7 µF</td>
<td>0805</td>
<td>X5R</td>
<td>4.12 µF</td>
<td>4.2</td>
<td>0.544</td>
<td>0.6</td>
<td>2.318</td>
<td>4.0</td>
<td>4</td>
<td>0</td>
</tr>
<tr>
<td>2.2 µF</td>
<td>0805</td>
<td>X5R</td>
<td>1.98 µF</td>
<td>6.1</td>
<td>0.413</td>
<td>0.6</td>
<td>3.554</td>
<td>3.7</td>
<td>6</td>
<td>0</td>
</tr>
<tr>
<td>1 µF</td>
<td>0603</td>
<td>X5R</td>
<td>0.79 µF</td>
<td>9.1</td>
<td>0.391</td>
<td>0.6</td>
<td>5.688</td>
<td>3.9</td>
<td>9</td>
<td>0</td>
</tr>
<tr>
<td>470 nF</td>
<td>0603</td>
<td>X5R</td>
<td>404 nF</td>
<td>13</td>
<td>0.419</td>
<td>0.6</td>
<td>7.844</td>
<td>3.9</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>220 nF</td>
<td>0603</td>
<td>X7R</td>
<td>172 nF</td>
<td>19</td>
<td>0.438</td>
<td>0.6</td>
<td>11.911</td>
<td>4.1</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>100 nF</td>
<td>0603</td>
<td>X7R</td>
<td>75 nF</td>
<td>29</td>
<td>0.443</td>
<td>0.6</td>
<td>17.995</td>
<td>4.1</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>47 nF</td>
<td>0603</td>
<td>X7R</td>
<td>39 nF</td>
<td>38</td>
<td>0.451</td>
<td>0.6</td>
<td>24.859</td>
<td>4.3</td>
<td>38</td>
<td>2</td>
</tr>
<tr>
<td>22 nF</td>
<td>0603</td>
<td>X7R</td>
<td>17 nF</td>
<td>64</td>
<td>0.492</td>
<td>0.6</td>
<td>36.939</td>
<td>4.0</td>
<td>64</td>
<td>3</td>
</tr>
<tr>
<td>10 nF</td>
<td>0603</td>
<td>X7R</td>
<td>8.9 nF</td>
<td>80</td>
<td>0.518</td>
<td>0.6</td>
<td>50.455</td>
<td>4.4</td>
<td>80</td>
<td>3</td>
</tr>
</tbody>
</table>

ESR: Equivalent Series Resistance  
SRF: Series resonant frequency

- 3 capacitor values per decade
- Q is important. High peaks are associated with deep dips
**FDTIM**

*Frequency Domain Target Impedance Method (FDTIM) attributes:*

- Use many different capacitor values
  - Perhaps a dozen
  - 3 values per decade (10, 22, 47)
- Usually the least expensive BOM
  - Standard capacitor (1205, 0805, 0603, 0402 sizes)
  - Smaller capacitor size
- Usually the least board area
  - Only use large size capacitors where necessary
- Uses capacitor that are readily available

<table>
<thead>
<tr>
<th>Cap Value</th>
<th>Size</th>
<th>Dielectric</th>
<th>Measured value</th>
<th>ESR (mΩ)</th>
<th>$L_{internal}$ (nH)</th>
<th>$L_{mount}$ (nH)</th>
<th>SRF (MHz)</th>
<th>Q</th>
<th># cap to meet 25mΩ target</th>
</tr>
</thead>
<tbody>
<tr>
<td>470 nF</td>
<td>0603</td>
<td>X5R</td>
<td>404 nF</td>
<td>13</td>
<td>0.419</td>
<td>0.6</td>
<td>17.644</td>
<td>3.9</td>
<td>1</td>
</tr>
<tr>
<td>220 nF</td>
<td>0603</td>
<td>X7R</td>
<td>172 nF</td>
<td>19</td>
<td>0.438</td>
<td>0.6</td>
<td>11.911</td>
<td>4.1</td>
<td>1</td>
</tr>
<tr>
<td>100 nF</td>
<td>0603</td>
<td>X7R</td>
<td>75 nF</td>
<td>29</td>
<td>0.443</td>
<td>0.6</td>
<td>17.995</td>
<td>4.1</td>
<td>1</td>
</tr>
<tr>
<td>47 nF</td>
<td>0603</td>
<td>X7R</td>
<td>39 nF</td>
<td>38</td>
<td>0.451</td>
<td>0.6</td>
<td>24.859</td>
<td>4.3</td>
<td>2</td>
</tr>
<tr>
<td>22 nF</td>
<td>0603</td>
<td>X7R</td>
<td>17 nF</td>
<td>64</td>
<td>0.492</td>
<td>0.6</td>
<td>36.933</td>
<td>4.0</td>
<td>3</td>
</tr>
<tr>
<td>10 nF</td>
<td>0603</td>
<td>X7R</td>
<td>8.9 nF</td>
<td>80</td>
<td>0.518</td>
<td>0.6</td>
<td>50.455</td>
<td>4.4</td>
<td>3</td>
</tr>
<tr>
<td><strong>Totals</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td><strong>11</strong></td>
</tr>
</tbody>
</table>
Outline

- PCB stack-up and material losses ($\varepsilon_r$, $\tan\delta$, skin effect)
- Signal layers topologies and return current path
- Mixed signal design rules
  - Power and Ground stack-up
  - Ground routing rules
  - Signal routing rules
- Decoupling strategy: Frequency Domain Target Impedance Method (FDTIM)
- Decoupling placement rules
  - RF/analog Ics
  - High current power rails
Power plane and decoupling capacitor placement strategy

- Place each decoupling capacitor in close proximity to the corresponding power plane it decouples to minimize the capacitor mounting inductance loop.
- Place the power and ground planes in close proximity to the device so they minimize the BGA via inductance loop.
Rules for RF, Analog   Power plane placement

- RF and analog (including PLL and ADC) power rails are susceptible to noise/spurious that can directly impact sensitivity performances.
- RF and analog power planes have the highest priority in the power plane stack-up placement over other power rails unless:
  - RF/analog ICs have internal regulation that helps isolate from on-board noise. Internally regulated power rails can be placed further away from the RF/analog device
  - Current demand of the RF/analog ICs power rails are low enough to yield a high impedance target that is easily decoupled even when their power planes are placed further away from the IC
- General rule: Place RF/analog power rails closest to the RF/analog ICs
## Rules for High current Power rails

- High-current power rails result in lower target impedance and present a greater challenge for decoupling:
  - As a general rule, high-current power rails should typically be placed close to the IC to minimize BGA via inductance
  - However, for high-current core power in digital IC / FPGA, place the rails furthest from the device to minimize the capacitor mounting inductance while benefiting from the reduced effective BGA via inductance that result from having an increased number of parallel core power and ground via pairs
## Glossary

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC</td>
<td>Analogue to Digital Converter</td>
</tr>
<tr>
<td>BGA</td>
<td>Ball Grid Array</td>
</tr>
<tr>
<td>EMC</td>
<td>Electromagnetic conformance</td>
</tr>
<tr>
<td>EMI</td>
<td>Electromagnetic Interference</td>
</tr>
<tr>
<td>ESR</td>
<td>Effective Series Resistance</td>
</tr>
<tr>
<td>FDTI</td>
<td>Frequency Domain Target Impedance Method</td>
</tr>
<tr>
<td>FPGA</td>
<td>Field Programmable Gate Array</td>
</tr>
<tr>
<td>GND</td>
<td>Ground</td>
</tr>
<tr>
<td>IC</td>
<td>Integrated Circuit</td>
</tr>
<tr>
<td>IOs</td>
<td>Inputs/Outputs</td>
</tr>
<tr>
<td>PCB</td>
<td>Printed Circuit Board</td>
</tr>
<tr>
<td>PLL</td>
<td>Phase Locked Loop</td>
</tr>
<tr>
<td>PWR</td>
<td>Power</td>
</tr>
<tr>
<td>Q</td>
<td>Quality factor</td>
</tr>
<tr>
<td>RF</td>
<td>Radiofrequency</td>
</tr>
<tr>
<td>SI</td>
<td>Signal Integrity</td>
</tr>
<tr>
<td>SRF</td>
<td>Series Resonant Frequency</td>
</tr>
<tr>
<td>tan(δ)</td>
<td>Loss tangent</td>
</tr>
<tr>
<td>δ</td>
<td>Skin depth</td>
</tr>
<tr>
<td>ε_r</td>
<td>Dielectric constant</td>
</tr>
</tbody>
</table>
References
