Digital Systems Validation, verification

R. Pacalet





Telecom Paris Institut Mines-Telecom

August 20, 2024



イロト イヨト イヨト イヨト

э.

Outline

1 Introduction

2 Formal verification

- Simulation versus formal verification
- Combinational equivalence checking
- Sequential equivalence checking
- Model checking

3 Simulation

- Functional simulation
- Gate level simulation
- Electrical simulation
- 4 Hardware emulation
- 5 Conclusion



æ



< ロ > < 同 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ >

Outline

1 Introduction

2 Formal verification

- Simulation versus formal verification
- Combinational equivalence checking
- Sequential equivalence checking
- Model checking

3 Simulation

- Functional simulation
- Gate level simulation
- Electrical simulation
- 4 Hardware emulation

5 Conclusion



æ





Design verification: is what I designed really what I wanted?

Implementation verification: is the synthesis result what I designed?

Implementation verification: is the optimized design functionally equivalent to the original design?

イロト イヨト イヨト イヨト



2





2



Digital Systems — Validation, verification

Extra design tasks

- Reference model
- Simulation environment
- A simulation cannot be exhaustive
 - Can discover a bug
 - Cannot guarantee correctness
- Simulation before and after synthesis sometimes behave differently

Usually CPU intensive



æ



Formal verification

Supported only for synthesizable models (up to now)

- Three main classes of tools
 - Structural equivalence checking
 - Same memory elements
 - Fast
 - Multi-million gates designs
 - Sequential equivalence checking
 - Functionally equivalent circuits
 - Different memory elements
 - Slow and memory consuming
 - Small designs (a few hundreds of DFFs)
 - Model checking
 - Check a design against temporal-logic properties
 - Slow and memory consuming
 - Small designs (a few hundreds of DFFs)



æ



These two circuits are structurally equivalent



These two are not, but they are sequentially equivalent





æ

< ロ > < 同 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ >

Examples of temporal logic properties

• The two traffic lights are never simultaneously green (safety)

 $AG(\neg((t|1 == green) \land (t|2 == green)))$

• If a client requests the bus it will be finally granted (liveness)

 $AG(request \Rightarrow (AF(granted)))$

• A client holds its request until it's granted the bus

 $AG(request \Rightarrow (AX(request \lor granted)))$



3



< □ > < 同 > < 三 > < 三 >

Outline

1 Introduction

2 Formal verification

- Simulation versus formal verification
- Combinational equivalence checking
- Sequential equivalence checking
- Model checking

3 Simulation

- Functional simulation
- Gate level simulation
- Electrical simulation
- 4 Hardware emulation
- 5 Conclusion



æ

Outline

1 Introduction

2 Formal verification

- Simulation versus formal verification
- Combinational equivalence checking
- Sequential equivalence checking
- Model checking

3 Simulation

- Functional simulation
- Gate level simulation
- Electrical simulation
- 4 Hardware emulation
- 5 Conclusion



æ



Simulation-based verification

- Generate input stimulus
 - Random
 - Driven by a given functionality
 - Generated from constraints (Vera, Verisity)
- Generate expected results (reference model)
- Simulate with input stimulus
- Compare simulation output with expected results (offline or online)



æ



- Good coverage ⇒ billions of cycles ⇒ slow
- Simulation is not exhaustive
 - Simulation gives no guarantee on non-simulated sequences
 - Limited number of use cases are covered
- A reference model is needed to produce the expected results
- Efficient input stimulus are difficult to generate
 - Must have a high coverage ratio
 - Corner cases
 - Bugs usually located where designers were less careful



3

・ロト ・ 同ト ・ ヨト ・ ヨト

What is formal verification?





447

2



- Exhaustive (for a given property)
 - Result is mathematically guaranteed
- No need to generate expected results (property is a formal model of the expected results)
- Generates a counter-example if property fails
- A very powerful bug-catcher



3

< ロ > < 同 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ >

- The theory dates back to the 70's
 - In 1980 systems with about 10^6 states could already be verified
- In 1990 Clarke et al. (CMU) dramatically improve model checking algorithms with SMV
 - 10²⁰ states
- Hard critical bugs discovered in real world designs
 - Cache coherency protocol,...
- Today
 - Commercial tools exist
 - Industry is interested
 - Very large states space systems verified





æ

Simulation

- Non exhaustive
- Reference model is needed
- Corner cases are difficult to cover
- Formal verification
 - Exhaustive (for the given property)
 - No need for a reference model
 - Corner cases automatically covered



æ



(4 何) トイヨト イヨト

Simulation

- Huge CPU runtime (billions of cycles)
- Applicable on large designs
- Formal verification
 - Huge memory usage
 - Internal data structures (BDD)
 - Memory needs depends on size (number of states) of the system to verify



æ



- Simulation is a very efficient way to verify quickly, even in the early phases of design
- Formal verification increases confidence
- Both techniques are complementary



3



< □ > < 同 > < 三 > < 三 >

Outline

1 Introduction

2 Formal verification

Simulation versus formal verification

Combinational equivalence checking

- Sequential equivalence checking
- Model checking

3 Simulation

- Functional simulation
- Gate level simulation
- Electrical simulation
- 4 Hardware emulation
- 5 Conclusion



æ

Comparison of 2 designs

- Synthesizable or synthesized
- (Almost) same memory elements (re-targeting)
- Fast (several runs/day, multi-million gates designs)
- Exhaustive
- Affordable (tools, learning curve)
- Reference "golden" model needed



æ



Combinational equivalence checking

- Purely functional (physical characteristics ignored)
- Two designs equivalent iff
 - One-to-one mapping of memory elements and IOs
 - Equivalent boolean functions
- Used to (quickly) validate
 - Minor modifications of synthesizable models
 - Netlist changes









< ロ > < 同 > < 回 > < 回 >

Boolean formula equivalence is co-NP-complete

- co-NP-complete: counterexample verifiable in polynomial-time
- co-NP-complete: Hardest problem in co-NP class
- Real complexity is unknown ($P \stackrel{?}{=} NP \stackrel{?}{=} co-NP$)
- A lot of heuristics are used
- Representation of boolean functions critical
 - Computation time
 - Memory usage



æ



 BDDs (Binary Decision Diagrams) are used to represent boolean functions (set of states, state transitions, etc.)



Note: other techniques (SAT, SMT...) used in recent tools



æ

< ロ > < 同 > < 回 > < 回 >

Combinational equivalence checking

The size of a BDD highly depends on the variable ordering

Function: $a_1b_1 + a_2b_2 + a_3b_3$



 $a_1 < b_1 < a_2 < b_2 < a_3 < b_3$

 $a_1 < a_2 < a_3 < b_1 < b_2 < b_3$



2

BDD reduction





2



< ロ > < 回 > < 回 > < 回 > < 回 >

Combinational equivalence checking



Design verification: is what I designed really what I wanted?

Verification steps

Implementation verification: is the synthesis result what I designed?

Implementation verification: is the optimized design functionally equivalent to the original design?

イロト 不得下 イヨト イヨト

2

Commercial tools

- Synopsys (Formality)
- Cadence (Conformal)
- Mentor (FormalPro)
- Warning
 - Synthesizable models are first synthesized (symbolic synthesis)
 - Using same engine for synthesis and equivalence checking unsafe
 - Equivalence of synthesizable model and synthesis result?
 - Check this with your CAD tools vendors

æ

Outline

1 Introduction

2 Formal verification

- Simulation versus formal verification
- Combinational equivalence checking
- Sequential equivalence checking
- Model checking

3 Simulation

- Functional simulation
- Gate level simulation
- Electrical simulation
- 4 Hardware emulation
- 5 Conclusion

æ

Comparison of 2 designs

- Synthesizable or synthesized
- Without constraints on memory elements
- Slow and memory-hungry (limited to a few hundreds of DFF)
- Exhaustive
- Affordable (tools and learning curve)
- Reference "golden" model is needed

æ

Sequential equivalence checking

- Purely functional (physical characteristics ignored)
- Two designs equivalent iff
 - Same black-box behaviour (cycle accurate bit accurate equivalence at interfaces)
- Used to validate major modifications of synthesizable source code
- No (few?) commercial tools
- Example: these 2 designs are sequential-equivalent but not combinational-equivalent

IP PARIS

æ

Verification steps

Design verification: is what I designed really what I wanted?

Implementation verification: is the synthesis result what I designed?

Implementation verification: is the optimized design functionally equivalent to the original design?

イロト イボト イヨト イヨト

2

Outline

1 Introduction

2 Formal verification

- Simulation versus formal verification
- Combinational equivalence checking
- Sequential equivalence checking
- Model checking

3 Simulation

- Functional simulation
- Gate level simulation
- Electrical simulation
- 4 Hardware emulation
- 5 Conclusion

æ

Comparison of one design and temporal-logic properties

- Synthesizable or synthesized models
- Without constraints on memory elements
- Exhaustive
- Expensive (especially learning curve)
- Well adapted to verify control parts of a design ("small" state machines) but not to computation parts (state space explosion)

3

< ロト < 同ト < ヨト < ヨト -

- Purely functional (physical characteristics ignored)
- A design passes property iff
 - No counter-example
- Used to validate
 - Functionality of synthesizable model
 - Modifications

æ

イロト イヨト イヨト イヨト

2
Commercial tools

- IBM (RuleBase)
- Mentor Graphics (0in)
- Synopsys (Magellan)
- Cadence (Incisive)
- Academic tools
 - Cadence SMV
 - COSPAN
 - NuSMV
 - UPPAAL
 - Spin
 - VIS (the one we will use in lab)



æ



< ロ > < 同 > < 回 > < 回 >

Our example: bus controller





2



The controller





2

Needed

- HDL model of controller
- Specification of controller as collection of temporal-logic properties
 - Never this...
 - Always that...
 - If this, then that...
- Description of environment of controller (arbiter and clients)
 - Client never does this...
 - Arbiter always does that...
- Model checker
- Memory, time and coffee



æ



< □ > < 同 > < 三 > < 三 >

```
entity controller is
     port(clk, rstn, req, sel: in boolean;
3
           pss, ack: out boolean);
 4
   end ctrl;
    architecture beh of controller is
8
     type state type is (idle, ready, busy, pass);
9
     signal state: state type;
   begin
     process(clk, rstn)
14
     begin
        if not rstn then
16
          state <= idle:
        elsif rising_edge(clk) then
18
          case state is
19
            when idle \Rightarrow
20
              if sel and reg then
                state <= readv:
              elsif sel and not reg then
23
                state <= pass:
24
              end if:
```

```
when ready =>
           state <= busy;</pre>
         when busy \Rightarrow
           if not req then
             state <= pass;</pre>
           end if:
         when pass =>
           if sel and reg then
             state <= ready;</pre>
           elsif not sel then
              state <= idle:
           end if:
      end case:
    end if .
  end process:
  ack <= state = busy:
  pss <= state = pass:
end beh:
```

26

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44



æ

- Controller specified with temporal logic
 - CTL (Computation Tree Logic)
 - LTL (Linear Temporal Logic)
 - CTL* (superset of CTL and LTL)
- Choice of temporal logic determines expressiveness
 - Temporal logics not equivalent



< ロ > < 同 > < 回 > < 回 >

- Classical boolean logic
 - true, false, \neg , \land , \lor , \Rightarrow , \Leftrightarrow
- Atomic formula
 - $p = ((ack = 1) \land (req = 0))$
- Temporal operators characterize execution (path in state tree)
 - X (neXt): Xp = "next state satisfies p"

- $(STATE = PASS) \Rightarrow X(STATE = IDLE)$

F (Futur): Fp = "a future state satisfies p"

— $(req = 1) \Rightarrow F(ack = 1)$



æ

< □ > < 同 > < 三 > < 三 >

Temporal operators

G (Global) : Gp = "all future states satisfy p"

 $-- G \neg ((ackA = 1) \land (ackB = 1))$

• G and F dual: $Gp \Leftrightarrow \neg F \neg p$

 $--\neg F((ackA=1) \wedge (ackB=1))$

- *U* (Until): *pUq*
 - q will be satisfied in future
 - Meanwhile, p remains satisfied
 - $(req = 1) \Rightarrow X((req = 1)U(ack = 1))$
- W (Weak until): $pWq \Leftrightarrow (pUq) \lor Gp$
 - p remains satisfied until q satisfied
 - Or p satisfied forever (and q may be never satisfied)
 - $(req = 1) \Rightarrow X((req = 1)W(ack = 1))$



æ



Temporal operators may be combined

- $GF = F^{\infty}$: GFp = "during execution, p satisfied an infinite number of times"
- FG = G[∞]: FGp = "during execution, p satisfied forever starting from given point (or p false finite number of times)"
- Path operators
 - Specify branching behaviour (several potential futures from given situation)
 - *Ap*: every execution from current state satisfies *p* (universal path quantifier)



3



イロト 不得 トイヨト イヨト

Path operators

- *Ep*: starting from current state at least one execution exists that satisfies *p* (existential path quantifier)
- Warning, $A \neq G$ and $E \neq F$
 - A means "every execution"
 - G means "every state" along considered execution
 - E means "there is at least one execution"
 - F means "a future state" along considered execution
 - A and E operate on paths
 - G and F operate on states along given path
- Path and temporal operators usually go by pairs
 - *EFp*: there exist one execution satisfying *p* (in future)
 - *AFp*: for every execution *p* satisfied (in future)





- Path time pairs
- AGp: p always satisfied, for every execution, for every state (safety)
 AG¬((ackA = 1) ∧ (ackB = 1))
- EGp: there exist one execution for which p always satisfied

• $EG \neg (reqA = 1)$

- AXp: starting from current state all next states satisfy p
- EXp: starting from current state there exist one next state satisfying p



æ

< ロ > < 同 > < 回 > < 回 >

 \blacksquare A, E, F and G





2

Path operators difficult to understand

- AGF p: along every execution (A), from every state (G), a future (F) state satisfying p is reached. In other words, p will be satisfied an infinite number of times along every execution: AGF p ⇔ AF[∞] p
- AGEF p: along every execution (A), from every state (G), it is possible (E) to reach a future (F) state satisfying p. In other words, p is always satisfiable along every execution. AGEFp may be true even if, in one given execution, p is never satisfied
- Can you write down a formula describing this last property (there exists one execution along which *p* is never satisfied)?





- CTL*: no constraint about the way path and temporal operators are mixed
- LTL: CTL* without path operators
 - LTL concerns executions, not the way they are organized along state tree
 - LTL formulas are path formulas (linear time logic)
 - LTL cannot express potentialities: *AGEFp* ("*p* always potentially satisfiable") cannot be written in LTL
 - LTL is what designers usually need
 - LTL formulas implicitly preceded by universal path quantifier (*A*): they characterize all possible executions from initial state





イロト 不得 トイヨト イヨト

- CTL: CTL* with the constraint that every temporal operator (X, F, G, U) is preceded by a path operator (A, E)
 - CTL formulas are state formulas
 - CTL formulas depend only on the current state, not on the current execution (path)
 - CTL cannot write F[∞]
- FCTL: extension of CTL (F for Fair) allowing to express F^{∞}
- The model checking on CTL or FCTL is more efficient than on LTL...
- ... But designers prefer LTL



- LTL cannot distinguish these two situations
- CTL can
- ? Try to write a CTL formula stating that the choice between $\neg q \land \neg p$ and $q \land \neg p$ remains open a bit longer in one case than in the other





- LTL cannot distinguish these two situations
- CTL can
- ? Try to write a CTL formula stating that the choice between $\neg q \land \neg p$ and $q \land \neg p$ remains open a bit longer in one case than in the other







- LTL cannot distinguish these two situations
- CTL can
- ? Try to write a CTL formula stating that the choice between ¬q ∧ ¬p and q ∧ ¬p remains open a bit longer in one case than in the other





- Most famous example in the world: traffic light (unless you prefer coffee machine?)
- Farm road crossing highway with traffic lights and presence detector on farm road
- Example properties
 - Traffic lights can never be green both on highway and farm road (safety)
 - If car waiting for green light on farm road, it will eventually have green light (liveness)





Tree representation of time





2

54 / 98 August 20, 2024 Telecom Paris Institut Mines-Telecom

Counter-example may be finite...

- Safety
- AG(r): r, g
- ... Or infinite
 - Liveness
 - AF(g): r, r, r, r, \dots
 - Infinite counter-example made of stem and cycle





æ



< ロ > < 回 > < 回 > < 回 > < 回 >

- ? Exercise #2: "If client releases bus, controller passes token on next cycle"
- ? Exercise #3: "If controller receives token but client does not request bus, controller passes token on next cycle"
- ? Exercise #4: "If client requests bus, when token sent to controller, controller asserts ack on next cycle"
- ? Exercise #5: "Controller does not pass token until client releases bus"





- ? Exercise #2: "If client releases bus, controller passes token on next cycle"
- ? Exercise #3: "If controller receives token but client does not request bus, controller passes token on next cycle"
- ? Exercise #4: "If client requests bus, when token sent to controller, controller asserts ack on next cycle"
- ? Exercise #5: "Controller does not pass token until client releases bus"





< □ > < 同 > < 三 > < 三 >

- ? Exercise #2: "If client releases bus, controller passes token on next cycle"
- ? Exercise #3: "If controller receives token but client does not request bus, controller passes token on next cycle"
- ? Exercise #4: "If client requests bus, when token sent to controller, controller asserts ack on next cycle"
- ? Exercise #5: "Controller does not pass token until client releases bus"



< □ > < 同 > < 三 > < 三 >

- ? Exercise #2: "If client releases bus, controller passes token on next cycle"
- ? Exercise #3: "If controller receives token but client does not request bus, controller passes token on next cycle"
- ? Exercise #4: "If client requests bus, when token sent to controller, controller asserts ack on next cycle"
- ? Exercise #5: "Controller does not pass token until client releases bus"





- Used to reduce complexity by limiting to realistic behaviors only
- Prevent false alarms (useless counter-examples)
- May use temporal logic...
 - $(req = 1) \Rightarrow AX((req = 1) \lor (ack = 1))$
- ... Or specific language (EDL)...
- ... Or HDL enhanced to handle non-determinism



Deterministic systems

- For every {input, state}, one and only one {next state, output}
- Implemented digital systems always deterministic
- Non-deterministic systems
 - There exist {input, state} for which {next state, output} not unique
 - Model set of behaviors





æ

< ロ > < 同 > < 回 > < 回 >

- To model environments
- Example
 - System to verify = arbiter + controller
 - Environment of system = clients
 - Requests asserted in non-deterministic way
 - Non-determinism allows modeling of any behavior of clients
- In the following \$ND will be our non-deterministic statement

```
1 wire rand;
2 assign rand = $ND(0,1);
3 if (rand) ...
```

```
signal rand: boolean;
rand <= $ND(false,true);
if (rand) then
...
```



< ロ > < 同 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ >

```
entity client is
     port(clk, rstn, ack; in boolean;
           reg: out boolean):
 4
   end ctrl:
   architecture beh of client is
8
     type state_type is (idle, request, busy);
9
     signal state: state type:
     signal rand: boolean:
   begin
13
14
     rand <= $ND(false,true);
16
     process(clk, rstn)
     begin
18
       if (not rstn) then
19
          state <= idle:
20
       elsif rising edge(clk) then
          case state is
           when idle =>
              if (rand) then
24
                state <= request;
              end if:
```

```
26
            when request =>
              if (ack and rand) then
28
                if (rand) then
29
                   state <= busy:
30
                 else
31
                  state <= idle:
32
                end if:
33
              end if:
34
            when busy =>
35
              if (rand) then
36
                state <= idle:
37
              end if:
38
          end case:
39
        end if:
40
      end process:
41
42
     req <= state = request or state = busy;
43
44
   end beh;
```



- Extend CTL to FCTL
- Express that state or set of states must be reached infinite number of times
 - Example for client: $F^{\infty}IDLE$ (*IDLE* state must be reached infinite number of times; client cannot keep bus indefinitely)
- Very convenient to limit impact of non-determinism

< ロ > < 同 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ >

Algorithms of CTL model checking

- Invented by Queille, Sifakis, Clarke, Emerson and Sistla (1982, 1986)
- Since improved in many ways
- Linear in automata and formula size
- Based on state marking
 - Let A be an automata and ϕ a CTL formula, for every sub-formula ψ of ϕ and for each state q of A, q marked if ψ true in state q
 - Eventually, for every state and every sub-formula
 - $q.\psi$ = true if q satisfies ψ ,
 - else $q.\psi$ = false
- Memory usage critical because marking of q.φ uses markings of q'.ψ where ψ sub-formula of φ and q' state reachable from q
- After marking of φ done, q₀.φ (where q₀ initial state of A) true iff A satisfies φ

2

イロト 不得 トイヨト イヨト

Notations

- Let Q be the set of states of A
- Let L(q) be the set of atomic properties p satisfied in state q
- Let *T* be the set of transitions (*q*, *q'*) from state *q* of *A* to another state *q'* of *A*
- Let *degree*(*q*) be the number of successors of *q* in state diagram of *A*

• Complexity of model checking of CTL formula ϕ is $\mathcal{O}(|A| \times |\phi|)$



æ

```
• Case #1: \phi = p

procedure MARKING(\phi)

for every q \in Q do

if p \in L(q) then

q.\phi \leftarrow true;

else

q.\phi \leftarrow false;

end if

end for

end procedure
```

 $\triangleright \mathcal{O}(|Q|)$



æ



■ Case #2: $\phi = \neg \psi$ procedure MARKING(ϕ) MARKING(ψ); for every $q \in Q$ do $q.\phi \leftarrow \neg q.\psi$; end for end procedure

 $\triangleright \mathcal{O}(|Q|)$



3



■ Case #3: $\phi = \psi_1 \land \psi_2$ procedure MARKING(ϕ) MARKING(ψ_1); MARKING(ψ_2); for every $q \in Q$ do $q.\phi \leftarrow q.\psi_1 \land q.\psi_2$; end for end procedure

 $\triangleright \mathcal{O}(|Q|)$



æ



```
• Case #4: \phi = EX\psi
procedure MARKING(\phi)
    MARKING(\psi);
    for every q \in Q do
        q.\phi \leftarrow \text{false};
        for every (q, q') \in T do
             if q'.\psi then
                 q.\phi \leftarrow \text{true};
             end if
        end for
    end for
end procedure
```

$\triangleright \mathcal{O}(|Q|+|T|)$

▷ Initialization



æ
• Case #5:
$$\phi = E\psi_1 U\psi_2$$

procedure MARKING(ϕ) $\triangleright \mathcal{O}(|Q| + |T|)$ INIT (ϕ) ; procedure INIT(ϕ) while $L \neq \emptyset$ do MARKING(ψ_1): take $a \in L$: $\triangleright a$ must be marked MARKING (ψ_2) ; $a.\phi \leftarrow \text{true:}$ for every $q \in Q$ do $L \leftarrow L - q;$ $q.\phi \leftarrow \text{false};$ for every $(q', q) \in T$ do $\triangleright a'$ predecessor of a $q.seen \leftarrow false;$ if $\neg q'$.seen then end for q'.seen \leftarrow true; for every $q \in Q$ do if $a'.w_1$ then if $q.\psi_2$ then $L \leftarrow L \cup q'$; $L \leftarrow L \cup a$: end if end if end if end for end for end procedure end while end procedure



æ

```
• Case #6: \phi = A\psi_1 U\psi_2
```

procedure INIT(ϕ)	procedure MARKING(ϕ)	$\triangleright \mathcal{O}(Q + T)$
MARKING (ψ_1) ;	$INIT(\phi);$	
MARKING (ψ_2) ;	while $L \neq \emptyset$ do	
for every $q \in Q$ do	take $q \in L$;	$\triangleright q$ must be marked
$q.\phi \leftarrow \text{false};$	$q.\phi \leftarrow \text{true};$	
	$L \leftarrow L - q;$	
$q.nb \leftarrow degree(q);$	for every $(q',q) \in T$ do	$\triangleright q'$ predecessor of q
end for	$q'.nb \leftarrow q'.nb - 1$	
for every $q \in Q$ do	if $\neg q'.nb = 0 \land q'.\psi_1 \land \neg q'$	$q'.\phi$ then
if $q.\psi_2$ then	$L \leftarrow L \cup q';$	
$L \leftarrow L \cup q;$	end if	
end if	end for	
end for	end while	
end procedure	end procedure	



2

- *O*(|*A*| × |φ|): state space explosion critical issue of model checking (adding one DFF to system doubles number of states)
- Complexity reduction is active research field (abstraction)
- Preliminary reduction of problem (design size) mandatory
 - Exploit environment constraints
 - Remove every irrelevant aspect (for considered property)
 - Model checking not that exhaustive, after all
 - Every situation covered but not on whole design
 - Simulation operate on whole design but not on every situation
 - Simulation often find bugs that were not looked at



æ



< □ > < 同 > < 三 > < 三 >

? Exercise #6: "If client requests the bus, it will not release its request until it is granted the bus"

? Exercise #7: "If client A holds the bus and client B requests it, it is impossible that A releases the bus, then requests and is granted the bus again before client B is granted the bus"



æ



< ロ > < 同 > < 回 > < 回 >

- ? Exercise #6: "If client requests the bus, it will not release its request until it is granted the bus"
- ? Exercise #7: "If client A holds the bus and client B requests it, it is impossible that A releases the bus, then requests and is granted the bus again before client B is granted the bus"



æ

< ロ > < 同 > < 回 > < 回 >

Outline

1 Introduction

2 Formal verification

- Simulation versus formal verification
- Combinational equivalence checking
- Sequential equivalence checking
- Model checking

3 Simulation

- Functional simulation
- Gate level simulation
- Electrical simulation

4 Hardware emulation

5 Conclusion



æ

Outline

1 Introduction

2 Formal verification

- Simulation versus formal verification
- Combinational equivalence checking
- Sequential equivalence checking
- Model checking

3 Simulation

- Functional simulation
- Gate level simulation
- Electrical simulation
- 4 Hardware emulation

5 Conclusion



æ



Validate function

- Of whole model (exhaustive)
- On given set of stimulus (non exhaustive)
- Need simulation environment
 - Input stimulus
 - Expected results (reference model)



æ



- Very efficient at finding quickly lot of "simple" bugs
- Not adapted to "complex" errors (corner cases)
- May be cycle accurate (CA) and/or bit accurate (BA)...
 - Physical characteristics ignored
- ... Or not
 - Algorithmic model
- Only one that can simulate whole design. Models must be optimized for simulation speed



3

< □ > < 同 > < 三 > < 三 >

Functional simulation

A fast model must

- Use right language
- Save events, that is, signals
- Save memory, that is, signals
- Often be very far from actual implementation, even if CA/BA
- Use right compilation / simulation options (4x with Modelsim for Verilog simulation with and without "-fast -nocoverage")
- Performance measured in number of simulated cycles per second on given CPU with given simulator

Example of CA/BA IDCT model

Language	Clock cycles / s
SystemC	1,000,000
Verilog	1,200,000
VHDL	640,000



æ

・ロト ・ 同ト ・ ヨト ・ ヨト

- Warning: simulation speed and debugging capabilities frequently antinomic
 - Dynamic verifications (VHDL)
- Warning: simulation speed and expressiveness frequently antinomic
 - Parallelism
 - Sequential scheduling
 - Variables versus signals

æ



< ロ > < 同 > < 回 > < 回 >

Some tools/languages target generation of simulation environments

- Cadence (Specman e)
- Synopsys (OpenVera)
- Theoretically reach higher coverage (code and functional) with much less effort
- Based on dedicated environment description languages
- Use constraint solvers



3

・ロト ・ 同ト ・ ヨト ・ ヨト

Types of CA/BA functional models

Emulator (don't mix up with hardware emulators)

- Empty shell reading/writing data files
- Simulation speed = 32x
- Language-optimized non-synthesizable model
 - SystemC or VHDL or Verilog linked with C/C++ (through language/simulator API)
 - Simulation speed = 16x
- Non-synthesizable pure VHDL or Verilog model
 - Simulation speed = 8x
- Synthesizable model (RTL)
 - Simulation speed = 4x
- Synthesized model (netlist)
 - Simulation speed = 1x

イロト イポト イヨト イヨト

æ

- One single signal: clock
- Specific design effort (replace every signal by a variable: manual scheduling)
- May be automated (relates to synthesis)
- Every process is executed at most once per clock cycle
 - In RTL designs the same combinational process can be resumed several times per clock cycle
- Increase simulation speed (10x to 100x)



æ



Outline

1 Introduction

2 Formal verification

- Simulation versus formal verification
- Combinational equivalence checking
- Sequential equivalence checking
- Model checking

3 Simulation

- Functional simulation
- Gate level simulation
- Electrical simulation
- 4 Hardware emulation

5 Conclusion



æ

- Netlist (network of interconnected gates) can also be simulated
- Gate level simulation with or without timing information (back-annotation, VITAL/SDF)
- Different temporal models, with different accuracy vs. performance ratios
 - "Prop Ramp Delay"
 - "Input Slope Model"
 - "Wave tabular"
 - ...

3



イロト 不得 トイヨト イヨト

Gate level simulation

 VITAL (IEEE 1076.4-2000) standard defines a way to back-annotate design after synthesis



- Used only for rough approximations...
- ... Or old processes (> 500 nm)

$$tp_{lh}(A \rightarrow Z) = tp_{lh_0}(A \rightarrow Z) + \Delta tp_{lh_0}(A \rightarrow Z) + \Delta tp_{lh}(A \rightarrow Z) \times C_{ld}$$

 $tp_{lh}(A \to Z)$: Propagation delay from input A to output Z for rising transition of output Z $tp_{lh_0}(A \to Z)$: Intrinsic propagation delay (without output capacitance)

 $\Delta t p_{lh_0}(A \rightarrow Z)$: Propagation delay due to output capacitance $(= \Delta t p_{lh}(A \rightarrow Z) \times C_s)$

 $\Delta t \, p_{lh}(A \to Z) : {\rm Propagation \ delay} \ ({\rm per \ capacitance \ unit}) \ {\rm due \ to \ load \ capacitance}$ $C_{ld} : {\rm Load \ capacitance}$



æ

"Input Slope Model"

- Input ramp taken into account
- Close to "Prop Ramp Delay" for fast ramps
- More complex -> slower to simulate
- Not implemented in HDL
- Reserved to switch-based simulation or static timing analysis
- "Wave tabular"
 - Input waveform taken into account
 - Segmented linear approximation
 - More complex
 - Not implemented in HDL
 - Reserved to switch-based simulation or static timing analysis





3

・ロト ・何ト ・ヨト ・ヨト -

Outline

1 Introduction

2 Formal verification

- Simulation versus formal verification
- Combinational equivalence checking
- Sequential equivalence checking
- Model checking

3 Simulation

- Functional simulation
- Gate level simulation
- Electrical simulation
- 4 Hardware emulation

5 Conclusion



æ

- Transistor-based electrical simulation (SPICE, ELDO) provides more accurate results
- Used for standard cells characterization or simulation of "full custom" designs
- Very slow, very accurate
- Unavoidable in some specific cases
- Limited to few hundreds of transistors



æ

Outline

1 Introduction

2 Formal verification

- Simulation versus formal verification
- Combinational equivalence checking
- Sequential equivalence checking
- Model checking

3 Simulation

- Functional simulation
- Gate level simulation
- Electrical simulation

4 Hardware emulation

5 Conclusion



æ

What does it look like?



Figure: Palladium (Cadence) and Veloce (Mentor Graphics) series



Figure: ZeBu series by Synopsys



2



Based on

- FPGAs
- Dedicated ICs (interconnection)
- Memories
- Commercial off-the-shelf components (CPUs, fast I/Os, ...)
- Can emulate thousands to multi-millon gates ICs
- From thousands to multi-millon \$ equipments
- At clock frequencies in the MHz range
 - RTL ×1000
 - Gate-level ×1,000,000
- Can be used to emulate the not-yet-available IC in full system (GPU)



æ

Important features

- Operating frequency
- Synthesis / configuration time
- Limitations of design style
 - Synchronous
 - Multiple clock domains
 - Gated clocks
- Size of "emulatable" systems
- Emulation in host system
- Interactive debugging
- Co-simulation
- **...**



æ



< ロ > < 同 > < 回 > < 回 >

Speed up simulation of synthesizable code

- Warning: not always best choice
- Warning: what you simulate not always what you think
- Speed up fault simulation
- Emulate chip in system environment
- Ease hardware-software co-design
- Increase designer's confidence
- Heat building



æ



- Validate non synthesizable models
- Simulate chip "as it will actually be"
 - In order to fit in emulator design must be adapted
 - 3 states \rightarrow multiplexers
 - Memories \rightarrow available memories
 - ...
- Validate physical characteristics
- Validate netlist modifications (why?)



æ



System level verification?

- It is always better to have a more abstract model
- Compare performance
- Validation of refinement for synthesis?
 - Compare with other methods
 - Model checking
 - Equivalence checking
 - Multi-level simulation



æ



Outline

1 Introduction

2 Formal verification

- Simulation versus formal verification
- Combinational equivalence checking
- Sequential equivalence checking
- Model checking

3 Simulation

- Functional simulation
- Gate level simulation
- Electrical simulation

4 Hardware emulation

5 Conclusion



æ

	Bug types	%
42 millions of	Goof (typos, cut-and-paste)	12.70
transistors	Miscommunication	11.40
LIANSISLOIS	Micro-architecture definition	9.30
More than one million	Logic/microcode changes without care about side effects	9.30
lines of RTL code	Corner cases (implementation failures)	8.00
1001111	Powerdown (clock gating)	5.70
100 high level logic	Documentation	4.40
bugs found by formal	Micro-architecture complexity	3.90
	Initialization (reset)	3.40
verification	Late definition	2.80
Source: EE times	Incorrect RTL assertions (wrong or broken by design changes)	2.80
2001	Design mistakes	2.60
	Total	76.30



3

ヘロト ヘロト ヘヨト ヘヨト

Verification effort



Figure: Breakdown of verification effort (ITRS 1999)



2



Digital Systems — Validation, verification

- Formal verification. Questions?
- Simulation. Questions?
- Other. Questions?



2

