## Digital Systems

Introduction

#### R. Pacalet





Telecom Paris Institut Mines-Telecom

August 20, 2024



ション・1日・1日・1日・1日・2000

DigitalSystems: the course

**2** Design of Integrated Ciruits (IC)

- Integrated Circuits (IC): types, economics
- IC design flow
- Conclusion

**3** Design of integrated systems (SoC)



#### DigitalSystems: the course

**2** Design of Integrated Ciruits (IC)

- Integrated Circuits (IC): types, economics
- IC design flow
- Conclusion

B Design of integrated systems (SoC)



# DigitalSystems: goals

- Digital integrated systems overview
- Introduction to design methods
- Discover CAD tools
  - What they can do
  - Limitations
  - Cost
  - Future evolutions
- Allow you to
  - Join designers' team
  - Communicate with "hardware guys"
  - Join CAD tool vendor





- 42 hours (lectures, labs, team work, project)
- 42 hours personal work
- PCs (GNU/Linux) equiped with:
  - CU-Boulder VIS tools: formal verification (or Mentor Graphics 0-in)
  - Mentor Graphics CAD tools: simulation, FPGA synthesis
  - Synopsys CAD tools: ASIC synthesis
  - Xilinx Zynq based Zybo by Digilent
  - Xilinx CAD tools: system level design, synthesis
- A WEB site: http://soc.eurecom.fr/DS/



#### Some theory (very practical): $2 \times 3 + 6 \times 1.5 = 15$ hours

- Introduction, digital hardwared, Systems on Chip...  $(1 \times 3 \text{ hours})$
- Validation, simulation, formal verification... (2 × 1.5 hours)
- VHDL hardware modeling language (1 × 3 + 3 × 1.5 hours)
- Team work (1 × 1.5 hours)
- A lot of practice:  $4 \times 1.5 + 7 \times 3 = 27$  hours
  - Simulation-based and formal verification (2 × 1.5 hours)
  - Design, simulation, synthesis: "simple operator" (2 × 1.5 hours)
  - Project: specifications, digital hardware design, software design, integration, validation... (7 × 3 hours)





# DigitalSystems: exam

#### A 2 hours exam

- 75% of the final grade
- Questions about lectures
- Exercices, problems
- All documents allowed
- Lab reports
  - 25% of the final grade
  - Understanding and results you got





1 DigitalSystems: the course

**2** Design of Integrated Ciruits (IC)

- Integrated Circuits (IC): types, economics
- IC design flow
- Conclusion

B Design of integrated systems (SoC)



1 DigitalSystems: the course

Design of Integrated Ciruits (IC)
 Integrated Circuits (IC): types, economics

- IC design flow
- Conclusion

B Design of integrated systems (SoC)



- Packages usually made of plastic or ceramic
- Silicon area: mm<sup>2</sup>s to cm<sup>2</sup>s; also measured in transistors or NAND2 gates equivalent
- Manufacturing process characterized by transistor's minimum channel length (e.g. 22 nm) or "lambda" (half channel length, e.g. 11 nm)
- 1970: bipolar transistors, a few dozens of gates (1971 Intel's 4004, 2250 tr., 10000 nm)
- 2015: CMOS, 14 nm, 3D, multi-billion transistors
- Example: Nvidia's Kepler GK110 GPU 7.1 × 10<sup>9</sup>, 28 nm, 561 mm<sup>2</sup> (2012)





#### Wafer



TELECOM Paris

7 1 7

Source: Moe Adham (Intel 300mm wafer)



Digital Systems — Introduction

11日 (日)(日)(日)(日)(日)





Digital Systems — Introduction

#### Printed circuit board



Source: Evan-Amos (Sony PSone motherboard)





Digital Systems — Introduction

- Full custom
- Standard cells
- Gate array
- Programmable logic devices
  - EPLD
  - FPGA





## The Std Cells IC design flow: global view





Example of a 250 k-gates product, 200 MHz, 250 pins BGA package, 5 years life cycle, 8.5% discount rate. (source: Arun Kottolli, Open-Silicon - EDN, 3/16/2006)

Туре	NRE	Unit
FPGA	\$M 0	\$80
Std cell	\$M 0.8	\$12





문태

Image: A 1 = 1

Example of a 5 M-gates product, 3 Mbits of internal memory, one high-speed SERDES interface, 5 years life cycle, 8.5% discount rate. (source: Arun Kottolli, Open-Silicon - EDN, 3/16/2006)

Туре	NRE	Unit
FPGA	\$M 0	\$240
Std cell	\$M 1.0	\$32





Example of a 12 to 20 M-gates product, 10 to 20 Mbits of internal memory, multiple SERDES interfaces, a high-speed DDR interface, 5 years life cycle, 8.5% discount rate. Does not fit in a single FPGA. (source: Arun Kottolli, Open-Silicon - EDN, 3/16/2006)

Туре	NRE	Unit
FPGA	\$M 0	\$4000
Std cell #1	\$M 2	\$150
Std cell #2	\$M 2.5	\$320





문제

DigitalSystems: the course

**2** Design of Integrated Ciruits (IC)

- Integrated Circuits (IC): types, economics
- IC design flow
- Conclusion

B Design of integrated systems (SoC)



# Standard cell libraries

- A key factor
- Cell model = several views:
  - Layout
  - Schematic icon
  - Functional model
  - Propagation delay
  - Simulation (VHDL/Verilog)
  - Test information
  - Transistor level netlist
- Some views are private
- Foundry choice (technology, standard cell libraries) essential







- Functional
- Interface
- Physical
- Validated by cost study (clients, CAD, foundry, other providers)







## Specification: function, interface, physical



# Example of specification

#### Function

- Accumulator on series of 8 unsigned integers
- $F(DI_1, ..., DI_8) = \sum_{i=1}^{i=8} DI_i$
- Integers in the [0..255] range  $\Rightarrow$  result in [0..8 × 255]

Physical

- Manufacturing process: 28 nm
- Operating conditions
  - Process: typical
  - Power supply: 1V
  - Temperature: 25 °C
- Clock frequency > 2 GHz
- Silicon area < 150  $\mu^2$
- Power < 500 μW</li>



# Example of specification

#### Interface

- First DI of series valid on CLK rising edges for which START is set
- Next DI valid on 7 next CLK rising edges
- $DO = F(DI_1, ..., DI_8)$  valid on CLK rising edges for which DSO is set
- Maximum latency between last DI and DO: 2 clock cycles
- Minimum latency between DO and next START: 1 clock cycle





프 제 제 프 제 .

- 문 | 권

# High level modelling

#### Reference golden model

- (Timed) transaction level model
- Bus-cycle accurate, bit accurate
- Maintained all along the design flow
- Validated by simulations





- Golden reference all along the project
- Updated and re-validated when needed
- Fast in simulation
- Close from actual hardware:
  - Hierarchy compatibility
  - Data flow compatibility
- Far from actual hardware:
  - Better coverage
- Validated by functional simulations
  - Against a reference algorithmic model (C)
  - And performance / interface specifications





```
package acc pkg is
     subtype ui8 is natural range 0 to 255:
3
     type ui8 t is array(1 to 8) of ui8:
     subtype uill is natural range 0 to 8 * 255:
4
     function f(t: ui8_t) return ui11;
   end package acc pkg:
8
   package body acc pkg is
Q
     function f(t: ui8 t) return ui11 is
       variable r: ui11 := 0:
     begin
12
       for i in 1 to 8 loop
13
         r := r + t(i);
       end loop:
14
15
       return r:
16
     end function f:
   end package body acc pkg:
18
   use work.acc pkg.all;
20
21
   entity acc is
     port(clk, start: in
                          bit;
           di:
                       in ui8:
24
           dso :
                       out bit:
          do :
                       out uill);
26
   end entity acc;
```

```
-pragma translate off
    architecture hlm of acc is
3
   begin
 4
 5
      process
 6
        variable t: ui8_t := (others \Rightarrow 0);
        variable n: ui8 := 0:
 8
      begin
        wait until clk = '1' and clk' event and
               start = '1':
        t(1) := di:
10
        for i in 2 to 8 loop
12
          wait until clk = '1' and clk'event:
         t(i) := di:
14
        end loop:
15
        wait until clk = '1' and clk'event:
16
        dso \leq 1'; do \leq f(t);
        wait until clk = '1' and clk' event:
18
        dso <= '0':
19
     end process;
```



・ロト ・聞 ト ・ 思ト ・ 王 王

## Refinement for synthesis

- Synthesizable RTL (Register Transfer Level) model
- Validated by simulations, formal verification and synthesis



TELECOM Paris

## The VHDL synthesizable model

- Logic synthesis is 100% functional
- The logic synthesizer supports only VHDL
- The logic synthesizer does not support all VHDL
- The coding style may impact the results
- Synthesis options are sometimes VHDL (attributes)
- …and sometimes not:
  - Pragma comments
  - Command-line options
- Packages for synthesis exist
- Simulation speed is critical
- Joint verification function / synthesis
- Functional verification can be formal (equivalence or model checking)



#### Example of VHDL synthesizable model





```
-pragma translate on
2
 3
   use work.acc pkg.all:
 4
   architecture rtl of acc is
     signal di reg:
                       ui8:
     signal do local: uil1:
8
     signal sum:
                       natural range 0 to 9 * 255;
9
     signal cnt:
                      natural range 0 to 8;
     signal en:
                      bit:
   begin
12
13
     ctrl p: process(clk)
14
     begin
       if clk = '1' and clk'event then
16
          dso <= '0':
          if cnt = 0 then
18
            if cnt = 8 then
19
              dso <= '1':
20
             cnt \ll 0;
            else
              cnt \leq cnt + 1:
           end if:
24
          elsif start = '1' then
            cnt \leq 1:
26
          end if:
```

```
1
     end process ctrl p:
     do <= do local:
 4
5
     sum <= do local + di reg:
     en \leq 1' when cnt = 0 else '0':
6
7
     di p: process(clk)
8
      begin
Q
        if clk = '1' and clk' event then
10
          di reg <= di:
11
       end if:
12
     end process di p:
14
     do p: process(clk)
15
      begin
16
        if clk = '1' and clk' event then
17
          if start = '1' then
18
            do local \leq 0:
          elsif en = '1' then
19
20
            do local <= sum;
          end if:
        end if:
     end process do p;
```



・ロト ・聞 ト ・ 思ト ・ 王 王





17

《日》《圖》《思》《思》 (三)비

#### 100% hardware

- No pointers
- No files
- Realistic types only (no reals)
- No physical time (after clause)
- Resources identified, allocated, scheduled
- Reasonable complexity (granularity)



(本部) (本語) (本語) (王) 말 (王)









- They may be dedicated comments, interpreted by the synthesizer
- VHDL attributes
- Commands of the synthesizer
- Various types:
  - synthesis on/off
  - translate on/off
  - set and reset management
  - Architecture of arithmetic operators
  - Enumerated types encoding
  - Multiplexed or hard wired logic (case)
  - Coding and optimization of state machines
  - Semantics of resolution functions, ...



- Carefully read the messages
  - Syntax errors
  - Warnings (latches, sensitivity lists,...)
- Count the registers
- Estimate and check complexity (adders)
- Beware the CPU run time



### Netlist optimization



비로 서로에 서로에 사망하 수 다.
## Synthesis, optimization



TELECOM Paris

## Synthesis, optimization, step by step

- Source code analysis
  - Memory elements inference
  - Combinatorial parts extraction
- Intermediate representation
- Logic minimization (Karnaugh, Quine-McCluskey, Espresso, ...)
- Logic optimization
  - Factorizations
  - Substitutions
  - Simplifications, ...
- Technology-independant gate mapping
- Technology mapping





#### Physical specifications taken into account

- Silicon area
- Speed
- Environment
- Can be slow and CPU intensive
  - No useless optimizations
  - Fine grain designs
- Reproducibility
- Impact on and from other steps of the design flow
  - Testability
  - Floor plan
  - Place and route



- Used by optimizer to predict delays
- Depends on operating conditions
  - Temperature
  - Voltage
  - Manufacturing process quality
- Depends on parameters
  - RC tree structure
  - Wire-load mode
  - Wire-load model (area)
  - Voltage



## Timing constraints

#### The designer specifies:

- The clocks and their characteristics
- The multi-cycle paths
- The input delays
- The output delays





< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

- Driving gates of inputs
- Maximum allowed ramp delay
- Maximum allowed load capacitance
- Maximum number of gates driven by a signal (fanout)
- Hierarchy modifications (uniqueness, merge, flatten, etc.)
- Tuning of CPU run time and memory usage for each phase

## Optimization: validation

- Carefully read the messages
  - Syntax errors in input netlist
  - Number of registers
  - Estimate and check complexity (adders)
  - Timing constraints
- Beware the CPU run time
- Syntax checking
- Static timing analysis
- Equivalence checking
- Timed simulation
  - Initialization defects
  - Setup and hold violations
  - Hardware emulators can be usefull



(서랍) 시문 / 시문 / 문법

- The delay calculator is a major component of the optimizer
- It uses different models of the propagation delays
  - Prop ramp delays
  - Input slope
  - Wave tabular
- Its performance (CPU run time and accuracy) are critical
- It can be used in stand alone mode:
  - To evaluate an unoptimized design (hiererachical assembly)
  - To evaluate the impact of some modifications:
    - Operating conditions
    - Test insertion
    - Place and route
- STA and optimization parameters are almost the same







西南 ふゆうえゆう (日)



- It's a manufacturing test, not a functional verification
- The designer provides the test vectors
- The manufacturer usually tests
  - On the wafer
  - After packaging
- PCBs (boards) are also tested
- The manufacturing test has a great economics impact
- ? Exercise #1: what is the defect probability of a PCB:
  - 10 ICs, 1.5 cm<sup>2</sup> each
  - Manufactured with a defect probability of 10% per cm<sup>2</sup>
  - All tested with a 97% coverage





- It's a manufacturing test, not a functional verification
- The designer provides the test vectors
- The manufacturer usually tests
  - On the wafer
  - After packaging
- PCBs (boards) are also tested
- The manufacturing test has a great economics impact
- ? Exercise #1: what is the defect probability of a PCB:
  - 10 ICs, 1.5 cm<sup>2</sup> each
  - Manufactured with a defect probability of 10% per cm<sup>2</sup>
  - All tested with a 97% coverage





The fault model is usually simplified:

- Stuck at 0 or 1 of a net
- One single fault per chip

Fault simulation:

- The chip is simulated with the assumption of a fault
- The fault is "covered" iff the outputs differ from the non-faulty chip
- 100% coverage means that the test vectors detect every possible fault
- The coverage depends on the controllability and observability of the chip



Different strategies

- "Scan path"
- Built-in self test ("BIST")
- Autotest, ...
- The test usually impacts the timings
- The test usually increases the silicon area
- There are important dependencies between test and place and route
  - Connection of scan chains after placement
- PCB testing uses different approaches (boundary scan, JTAG standard) that must be taken into account at chip level







17

비로 서로에 서로에 사망하 수 다.

- Block-based organization of the chip
- Position of input / output pads
- Position and number of power pads
- Power supply routing strategy
- Clocks routing strategy
- Identify the critical interconnect delays
  - In deep submicron designs (since 500 nm) the propagation delays are wire-dominated





## Floor planning tools

- Aspect ratio of standard cell areas
- Detect congestions
- …and solve them
- Power routing strategy
- Clocks routing strategy



Source: Magma Design Automation



< □ > < 同 > < 三 > < 三 >

Source: Cadence Design Systems, Inc.



문태

- Slow, CPU intensive
- Timing characteristics changed
- Power supply dimensioning
- Impacts on the architecture
  - Partitioning
  - Bus segmentation
- Impacts on the synthesis / optimization
  - Timings
  - Silicon area
- Very complex tools
- Frequently done by specialized companies





#### Placement

- Standard cells are placed in rows
- Interaction with test (scan chains)
- Attempts to minimize the congestion
- Uses a lot of classical optimization algorithms
- Routing
  - Multi-level (cells, blocks)
  - Block routing is a bit more difficult (irregular block sizes and routing channels)
  - Critical nets can be manually routed or constrained
  - Provides a good estimation of parasitics



## Last steps

- Parasitics extraction
- Back-annotated static timing analysis
- Back-annotated timed simulation
  - Power consumption estimation
  - Setup and hold violations
- Design Rules Checking (DRC)
- Electrical Rules Checking (ERC)
- Design for manufacturing
- Bonding diagram
- Tape-out
- Champagne





DigitalSystems: the course

## **2** Design of Integrated Ciruits (IC)

- Integrated Circuits (IC): types, economics
- IC design flow
- Conclusion

## B Design of integrated systems (SoC)



< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

- Logic design is critical
- High added value
- Huge impact on product quality
- Verification is very expensive
- Hardware choices are frequently driven by non-hardware constraints:
  - Partitioning
  - Verification techniques
  - Performances of the tools
  - Manageable complexity
  - Reusability, ...





1 DigitalSystems: the course

**2** Design of Integrated Ciruits (IC)

- Integrated Circuits (IC): types, economics
- IC design flow
- Conclusion

## **3** Design of integrated systems (SoC)



< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

- "System" ⇒ a collection of interacting elements
- "On Chip" ⇒ on a single silicon
- But any integrated circuit is not a SoC:
  - A SoC implements a complete functionnality:
    - Video decoder + audio + system layers + transport + graphics + user interface
    - 4G handset: everything but RF
  - The elements of a SoC are "complex", reusable and heterogeneous:
    - Analog functions (AD/DA converters, filters, etc.)
    - Hardware digital functions (Viterbi decoder, FFT)
    - Software functions (on a microcontroller, a DSP, a RISC processor)
    - Others (memories, busses, etc.)







- 4G mobile communications
- Basesand and application processor
- Telecommunications (multi-standards)
- Applications
  - Voice
  - Video
  - Graphics 2D/3D (clone animation, gaming)
  - Data (WEB, etc.)
  - Agenda, address book, PDA-like functions, ...





## Example of architecture



TELECOM Paris

## Situation #1

- LTE
- MPEG4 video streaming
- Situation #2
  - LTE
  - Visiophony
- Situation #3
  - LTE not available
  - Switch back to 2G (GSM)
  - Clone animation



- Hardware / software partitioning
- Selection of CPUs, processing power, level of parallelism
- Specification of software and hardware modules
- Selection of interconnect architectures (buses, crossbars, NoCs)
- Dimensioning of shared ressources (memories, buses), caches, ...
- Validation
  - Deadlock livelock detection
  - Real time constraints, ...



- Validation by simulation
- On cycle accurate models
  - 100% functional
  - Huge simulation time, reduced coverage
  - Long and expansive design tasks before first simulation
- On approximate models
  - Non functional
  - Reduced simulation time, increased coverage
  - Reduced design effort







TELECOM Paris

#### Use of virtual components (IP blocks)

- Changing environments
- Highly generic
- Various providers
- Impact on verification strategy
- IP design
- IP maintenance



< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <



- Complexity increases
- Non recurring engineering costs increase
- Design time decreases
- Performance of CAD tools always too limited

How to design as fast as possible very complex systems, without errors and with limited CAD tools?





# Example: the PXA320 (Smartphone Application Processor) by Marvell



TELECOM

## Example: the Zynq family by Xilinx





# Application-Specific ICs (ASICs) to SoC

- System level skills mandatory
- Embedded CPUs (hardware / software co-design)
- Embedded large memories (increased bandwidth)
- Design reuse, virtual components (IPs)
- Interconnect sandards (AMBA, NoCs, ...)
- Mixed signal
- Low power
- Testability
- Complexity



《曰》《聞》《臣》《臣》 문旨
- DigitalSystems: the course. Questions?
- IC design flow. Questions?
- SoC. Questions?



< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <



# Further Reading I



#### 🔈 R. Zurawski

Embedded systems handbook CRC Press - 16/08/2005 - 1160 p.



## 📎 F. Nekoogar From ASICS to SoCs: a practical approach

Prentice-Hall - 2003 - 188 p.

## 🍉 D. Chinnery, K. W. Keutzer

Closing the gap between ASIC & custom: tools & techniques for high-performance ASIC design Kluwer academic - 2002 - 407 p.

### 🕨 D. Jansen

Electronic design automation handbook Kluwer academic - 2003 - 675 p.



・ロト ・御 ト ・ ヨト ・ 王 日



# Further Reading II



### M. Balch

Complete digital design: a comprehensive guide to digital electronics and computer system architecture McGraw-Hill - 2003 - 460 p.



🔈 M. J. S. Smith ASICs... the book Addison-Wesley - 06/1997 - 1040 p.



📎 Ashenden. Peter J

Designer's guide to VHDL Morgan Kaufmann - 06/2008 - 936 p.



📡 Zwolinski, Mark Digital system design with VHDL Prentice-Hall - 2004 - 384 p.



《曰》《聞》《臣》《臣》 문旨





📎 Wolf, Wayne Hendrix

Modern VLSI design: systems on chip design Prentice-Hall - 2002 - 618 p.

And a lot more in the library...



< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <