### **Computer Architecture exam**

### Renaud Pacalet - 2025-01-31

You can use any document but communicating devices are strictly forbidden. Please number the different pages of your paper and indicate on each page your first and last names. You can write your answers in French or in English, as you wish. Precede your answers with the question's number. If some information or hypotheses are missing to answer a question, add them. If you consider a question as absurd and thus decide to not answer, explain why. If you do not have time to answer a question but know how to, briefly explain your ideas. Note: copying verbatim the slides of the lectures or any other provided material is not considered as a valid answer. Advice: quickly go through the document and answer the easy parts first. The 2 first questions are worth 4 points each. The 2 last questions are worth 6 points each.

### 1. Hardware timers

- 1. Explain what a hardware timer is.
- 2. In order to run a full-featured Operating System (OS) like GNU/Linux, a hardware timer is mandatory. Why? Provide examples of services that an OS cannot offer without a hardware timer.
- 3. Give at least two other examples of hardware supports without which a hardware timer alone cannot be fully exploited by the OS. Explain.

### 2. Floating point numbers

Computer systems approximately represent real numbers with what is called floating point numbers. The IEEE standard 754-2019 specifies the format of a 32 bits floating point number and the value of the real number it represents:

31	30	23	22 0
S	E		M

Figure 1: IEEE 754-2019 floating point numbers (32 bits)

- The leftmost bit (bit number 31) is the sign bit  $S \in \{0, 1\}$ .
- Bits 30 down to 23 encode an 8 bits unsigned integer  $E \in [0...255]$ .
- Bits 22 down to 0 encode a 23 bits unsigned integer  $M \in [0...2^{23} 1]$ .

We denote v(S, E, M) the value of the corresponding real number. The standard distinguishes several cases:

- $v(S, 0 < E < 255, M) = (-1)^S \times 2^{E-127} \times (1 + M \times 2^{-23})$  (normal representation)  $v(S, 0, M \neq 0) = (-1)^S \times 2^{-126} \times (M \times 2^{-23})$  (subnormal representation)
- $v(S, 0, 0) = (-1)^S \times 0 \ (\pm 0)$
- $v(S, 255, 0) = (-1)^S \times \infty \ (\pm \infty)$
- $v(S, 255, M \neq 0) = \text{NaN} (Not-a-Number)$
- 1. Let 0xB0400000 be the hexadecimal representation of a 32-bits floating point number. What real value does it represent?
- 2. The addition of floating point numbers is not associative: in some cases  $(X + Y) + Z \neq X + (Y + Z)$ . Give an example of two 32-bits normal (0 < E < 255) floating point numbers A and B, in binary form or in hexadecimal form, as you wish, such that  $(A + B) - B \neq A$ . Explain.
- 3. Suppose you are a digital hardware designer and you are asked to design a hardware floating point unit using the logic gates and D-flip-flops we saw during the lectures. In your opinion, what operation will be the more complex to design: addition or multiplication? Why?

### 3. RISC-V assembly coding

Listing 1 shows the source code of function qux in RV32I assembly language.

1	qux :	
2	addi	sp,sp,- <mark>16</mark>
3	SW	ra,0(sp)
4	SW	s0, <mark>4</mark> (sp)
5	bne	al,zero,Ll
6	addi	al,zero, <mark>l</mark>
7	beq	zero,zero,L3
8	L1:	
9	lw	s0, <mark>0</mark> (a0)
10	addi	al,al,- <mark>l</mark>
11	beq	al,zero,L2
12	addi	a0,a0, <mark>4</mark>
13	jal	ra,qux
14	blt	a0,s0,L3
15	L2:	
16	addi	a0,s0, <mark>0</mark>
17	L3:	
18	lw	s0,4(sp)
19	lw	ra, <mark>0</mark> (sp)
20	addi	sp,sp, <mark>16</mark>
21	jalr	zero, <mark>0</mark> (ra)

Listing 1: The qux function

- 1. Explain what function  $\mathsf{qux}$  does.
- 2. What input parameters does it take and what is their role?
- 3. What output results does it return and what are they?
- 4. Is qux compliant with the ILP32 Application Binary Interface (ABI)? Explain. If not fix it and provide the complete code of a compliant version.
- 5. We assume that each instruction takes exactly one clock cycle to execute (no pipeline, no hazards). For a given combination of the input parameters what is the Worst Case Execution Time (WCET) of the ABI-compliant qux? Provide your answer in the form of one or more equations with the input parameters as variables.
- 6. Could qux be optimized to reduce the WCET?

If not explain why, else propose a complete optimized version and provide the new equation(s) of the WCET.

### 4. Caches

A data cache contains copies of data from the external memory, that we name *net cache data* in the following, plus some management information (tags, flags, replacement policy information, cache coherence information, ...)

We consider a computer system with byte addresses on 32 bits. The basic addressing unit is a 32 bits (4 bytes) word. A data cache is used to improve performance: 2-ways set-associative, write-back, write-allocate, four 32-bits words per line, Least Recently Used (LRU) replacement policy. The total size of its net cache data is 8 kB (8192 bytes).

Starting from an empty cache (all lines invalid), the cache receives a sequence of word read accesses from its processor at the following addresses (in hexadecimal):

```
3A06C1B4, CD7351BC, 556FE81C, 3A06C1B8,
556FE1BC, 3A06C814, CD735818, 556FE1BC,
3A06C818, CD735D7C, 556FE1BC, 3A06C1B4,
CD735D70, CD7351B0, 3A06C814, 556FE1B0
```

The first access is at 3A06C1B4, the second at CD7351BC the last at 556FE1B0.

Simulate the cache for this sequence of read accesses and write a 16 lines table representing the behavior of the cache. The format must be as shown on Table 1:

Address	Operation
01234567	E

Table 1: Example of cache behavior table

where:

• Address is the **hexadecimal** address that was read.

• Operation is H (hit), M (miss without eviction) or E (miss with eviction).

Example: 12345678 E means that the read address was 12345678, it was a miss and some valid net cache data has been evicted (replaced with some other data). If you wish, and if it helps, you can add other columns on the right to represent other information. If you do so, add the corresponding header cells to name each extra column and add some text to explain what these extra columns represent.

# **RISC-V** Instruction-Set

Pseudo Instructions

Erik Engheim <erik.engheim@ma.com>

## Arithmetic Operation

Mnemonic	Instruction	Туре	Description
ADD rd, rs1, rs2	Add	R	rd ← rs1 + rs2
SUB rd, rs1, rs2	Subtract	R	rd ← rs1 - rs2
ADDI rd, rs1, imm12	Add immediate	-	rd ← rs1 + imm12
SLT rd, rs1, rs2	Set less than	R	rd ← rs1 < rs2 ? 1 : 0
SLTI rd, rs1, imm12	Set less than immediate	-	rd ← rs1 < imm12 ? 1 : 0
SLTU rd, rs1, rs2	Set less than unsigned	R	rd ← rs1 < rs2 ? 1 : 0
SLTIU rd, rs1, imm12	Set less than immediate unsigned	-	rd ← rs1 < imm12 ? 1 : 0
LUI rd, imm20	Load upper immediate	C	rd ← imm20 << 12
AUIP rd, imm20	Add upper immediate to PC	U	rd ← PC + imm20 << 12
	l onical On	pration	

### Logical Operations

Mnemonic	Instruction	Type	Description
AND rd, rs1, rs2	AND	R	rd ← rs1 & rs2
OR rd, rs1, rs2	OR	R	rd ← rs1   rs2
XOR rd, rs1, rs2	XOR	R	rd ← rs1 ^ rs2
ANDI rd, rs1, imm12	AND immediate	-	rd ← rs1 & imm12
ORI rd, rs1, imm12	OR immediate	-	rd ← rs1   imm12
XORI rd, rs1, imm12	XOR immediate	-	rd ← rs1 ∧ imm12
SLL rd, rs1, rs2	Shift left logical	ਸ	rd ← rs1 << rs2
SRL rd, rs1, rs2	Shift right logical	ਸ	rd ← rs1 →> rs2
SRA rd, rs1, rs2	Shift right arithmetic	ਸ	rd ← rs1 >> rs2
SLLI rd, rs1, shamt	Shift left logical immediate	-	rd ← rs1 << shamt
SRLI rd, rs1, shamt	Shift right logical imm.	-	rd ← rs1 >> shamt
SRAI rd, rs1, shamt	Shift right arithmetic immediate	_	rd ← rs1 >> shamt

	hing	Branc	
rs2(7:0) → mem[rs1 + imm12]	s	Store byte	SB rs2, imm12(rs1)
rs2(15:0) → mem[rs1 + inm12]	s	Store halfword	SH rs2, imm12(rs1)
rs2(31:0) → mem[rs1 + imm12]	s	Store word	SW rs2, imm12(rs1)
rs2 → mem[rs1 + inm12]	s	Store doubleword	SD rs2, imm12(rs1)
rd ← mem[rs1 + inm12]	_	Load byte unsigned	LBU rd, imm12(rs1)
rd ← mem[rs1 + inm12]	_	Load halfword unsigned	LHU rd, imm12(rs1)
rd ← mem[rs1 + inm12]	_	Load word unsigned	LWU rd, imm12(rs1)
rd ← mem[rs1 + imm12]	-	Load byte	LB rd, imm12(rs1)
rd ← mem[rs1 + imm12]	-	Load halfword	LH rd, imm12(rs1)
rd ← mem[rs1 + imm12]	_	Load word	LW rd, imm12(rs1)
rd ← mem[rs1 + imm12]	-	Load doubleword	LD rd, imm12(rs1)
Description	Туре	Instruction	Mnemonic
ins	Operatio	Load / Store	

	Branc	hing	
Mnemonic	Instruction	Туре	Description
BEQ rs1, rs2, imm12	Branch equal	SB	if rs1 = rs2 pc ← pc + imm12
BNE rs1, rs2, imm12	Branch not equal	SB	if rs1 ≠ rs2 pc ← pc + imm12
BGE rs1, rs2, imm12	Branch greater than or equal	SB	if rs1 ≥ rs2 pc ← pc + inm12
BGEU rs1, rs2, imm12	Branch greater than or equal unsigned	SB	if rs1 >= rs2 pc ← pc + inm12
BLT rs1, rs2, imm12	Branch less than	SB	if rs1 < rs2 pc ← pc + inm12
BLTU rs1, rs2, imm12	Branch less than unsigned	SB	if rs1 < rs2 pc ← pc + imm12 << 1
JAL rd, imm20	Jump and link	E	rd ← pc + 4 pc ← pc + imm20
JALR rd, imm12(rs1)	Jump and link register	-	rd ← pc + 4 pc ← rs1 + imm12

			_	_	
				31	
				8	
Ĩ	Ē	im	-	29	
nedi	nedi	nedi	func	28	
ate	ate	ate		27	
				26	
				25	
				24	
				23	
	rs2		rs2	22	
				21	
				20	32
				19	b.
				18	Ē
	rs1	rs1	rs1	17	lst
				16	rc
				15	臣
	÷	÷	Ŧ	14	n
	Dur	nc	our	13	ਿਰ
				12	Э
				Ξ	at
	n n			10	
rd	edia	rd	rd	9	
	lte			80	
				7	
				6	
				Ś	
မီ	မီ	р	р	4	
cod	cod	cod	cod	ω	
e	'n	rb	æ	2	
				-	

r28 r24 r25

r29 r30 r26

r31 r27

ΰ 82

\$ 6S

E 88 −

R

r20	r16	r12	20	74	гo	_	NOP	RET	CALL	CALL	0	BGTZ r
r21	r17	r13	79	75	7	Regist			offset	offset12	offset	s1, offs
r22	r18	r14	r10	r6	٢2	er File						set
r23	r19	r15	r11	F7	ß		No	Ret	Call	Call	Unc	Bra
						_	peration	ubroutine (far) m from subrou	subroutine (fa	subroutine (ne	onditional jur	nch if rs1 > 0
s4	ać	a2	s0/fp	ţ	zero	Reg		outine	5	ear)	qr	
55	a7	8	51	đ	ß	yister	ADD:	JALI	AUI	JALI	JAL	BLT
56	s2	a4	аØ	Ţ	sp	- Alias	I zero,	R zero,	۲ PC га, о	۹ ra, ra	zero, o	zero, r
						രി	N	0	ω <del>-</del> h		- <del>- 1</del> -	v.

Mnemonic	Instruction	Base instruction(s)
_I rd, imm12	Load immediate (near)	ADDI rd, zero, imm12
.I rd, imm	Load immediate (far)	LUI rd, imm[31:12] ADDI rd, rd, imm[11:0]
.A rd, sym	Load address (far)	AUIPC rd, sym[31:12] ADDI rd, rd, sym[11:0]
1V rd, rs	Copy register	ADDI rd, rs, 0
NOT rd, rs	One's complement	XORI rd, rs, -1
VEG rd, rs	Two's complement	SUB rd, zero, rs
3GT rs1, rs2, offset	Branch if rs1 > rs2	BLT rs2, rs1, offset
3LE rs1, rs2, offset	Branch if rs1 ≤ rs2	BGE rs2, rs1, offset
3GTU rs1, rs2, offset	Branch if rs1 > rs2 (unsigned)	BLTU rs2, rs1, offset
3LEU rs1, rs2, offset	Branch if rs1 ≤ rs2 (unsigned)	BGEU rs2, rs1, offset
3EQZ rs1, offset	Branch if rs1 = 0	BEQ rs1, zero, offset
BNEZ rs1, offset	Branch if rs1 ≠ 0	BNE rs1, zero, offset
3GEZ rs1, offset	Branch if rs1 ≥ 0	BGE rs1, zero, offset
3LEZ rs1, offset	Branch if rs1 ≤ 0	BGE zero, rs1, offset
3GTZ rs1, offset	Branch if rs1 > 0	BLT zero, rs1, offset
) offset	Unconditional jump	JAL zero, offset
CALL offset12	Call subroutine (near)	JALR ra, ra, offset12
CALL offset	Call subroutine (far)	AUIPC ra, offset[31:12] JALR ra, ra, offset[11:0]
RET	Return from subroutine	JALR zero, 0(ra)
10P	No operation	ADDI zero, zero, 0

s10 ¢

s11 t6

9S s2 ₽4 аØ t1 t2 sþ

s7 ŝ a5 a1

gр

ra - return address sp - stack pointer gp - global pointer tp - thread pointer

t0 - t6 - Temporary registers
s0 - s11 - Saved by callee
a0 - 17 - Function arguments
a0 - a1 - Return value(s)