



Analog to Digital Converter (ADC)

Patrick Loumeau

Institut Mines Telecom – Telecom ParisTech

LTCI – CNRS UMR 5141

46, rue Barrault 75013 Paris - France

Tel. +33 1 45 81 78 09

Fax +33 1 45 80 40 36

Patrick.Loumeau@telecom-paristech.fr






Outline

- “Nyquist” ADC
- Parallel comparators (Flash) ADC
- Successive-approximation-register (SAR) ADC
- Integrating ADC
- Oversampling ADC
- Performances




Telecommunications draw the performances







Signal acquisition







Sample and hold effect







Nyquist ADC





Quantization error



$$\sigma^2 = \frac{1}{q} \int_{-q/2}^{+q/2} e^2 de = \frac{q^2}{12}$$

$$P_e = \int_{-F_e/2}^{+F_e/2} dsp_e df$$

$$= \frac{q^2}{12} dsp_e = \frac{q^2}{12 F_e} \gamma(f)$$




Quantization noise power: $q^2/12$






Flash ADC




Subranging (or two-step) ADC







Principe du CAN pipeline



Exemple d'un convertisseur à deux étages




Successive-approximation-register (SAR) ADC




Charge redistribution ADC


1. Sample mode



2. Hold mode




3. Bit cycling









Integrating ADC




Single slope ADC



Dual-slope (integrating) ADC



Oversampling ADC



Technology evolution



+ speed
+ density
- Dynamic (3V, 16 bits \rightarrow 45 μ V)

Oversampling



Exchange :
Amplitude resolution
 \downarrow
Digital complexity and resolution in time




Decimation and digital filter

□ Filter

- q *Delete any signal and noise out of band*

□ Decimation


- q *Reduce the sampling rate to $F_s = 2 \times B$*



Parallel ADC


- Time interleaved

- Pipeline ADC
- SAR ADC
- $\Sigma\Delta$ ADC



- Modulated parallel ADC



- Hybrid filter bank ADC



- Parallel ADC :

the most flexible


- In each channel
- Number of channels





Parallel ADC : advantages

- Speed : multiplied by the number of channels
- Power consumption : linear increase
- Flexibility







Parallel ADC : drawbacks

- Due to circuit imperfections, the channels do not match



Gain Mismatch




Offset Mismatch




Analysis Filters




Synthesis Filters



Clock Skew




Bandwidth Mismatch






Parallel implementation




Advantage : Speed \times M

Limitations : Mismatch errors



Time-Interleaved Architecture




- Offset mismatch o_m
- Gain mismatch a_m
- Timing skew r_m
- Bandwidth mismatch ζ_m

additional tones caused by the presence of all mismatch errors


ADC Effective Resolution versus Sample Rate

Thermal noise: $\log_2 \left(\frac{V_{FS}^2}{6kTR_{eff}F_s} \right)^{1/2} - 1.$



ADC Effective Resolution versus Sample Rate

Aperture uncertainty of the sampling: $\log_2\left(\frac{2}{\sqrt{3\pi F_s \tau_a}}\right) - 1$.




$\tau_a = 0.5 ps$: jitter of the clocks

slope : -1 bit / octave
or 10 bits / 3 decades

ADC Effective Resolution versus Sample Rate


Comparator effect:

$$\frac{\pi f_T}{7F_s} - 1.1.$$





State of the art ADC : 2000 - 2015





ADC merit factor

■ Limitation with the energy by conversion step :

$$\text{FoM} = P / 2^n F_s$$

Example :


$F_s = 1 \text{ GHz}$

$\text{FoM} = 5 \text{ fJ/conv-step}$

ADC 10 bits

$P = 5 \text{ mW}$

in the best case



B. Murmann, "ADC Performance Survey 1997-2014," [Online] Available:
<http://web.stanford.edu/~murmann/adcsurvey.html>



Conclusion

- ADC applications → Mobile phone, base stations, radio receivers
- BiCMOS technology is OK
- FD SOI is starting
- In future : cognitive radio applications
- Superconducting ADC : 5 Kelvin, $\Sigma\Delta$ ADC, $F_s=12.8\text{GHz}$, $\text{OSR}=64$, 14 bits.

