





# Master internship offer 2020 Simulation and design of analog backpropagation for machine learning

Subject orientation : Advanced research at the cutting edge of the technology ; possible extension for PhD thesis

#### Supervisors:

Dang-Kièn Germain  $\rm PHAM^{*1}$  and Patricia  $\rm DESGREYS^{\dagger 1}$ 

<sup>1</sup>Communication and Circuits Systems (C2S) Team - COMELEC, Télécom Paris, 19 Place Marguerite Perey, Palaiseau, France

### December 2019

## 1 Context

Over the last decade, deep learning algorithms and networks [1] have had a revolutionary impact on the field of AI, achieving commercially interesting human-level or better performance on tasks such as image recognition, speech recognition, translation, image captioning, etc...

Almost all of the achievements in this area are based on Von Neumann computing architectures (where the processor and main memory are separated) and using digital processors. However, as transistor technology scaling reaches its physical limits, the computational throughput using current architectures will inevitably saturate [2]. Furthermore, the extensive processor-memory data movements have become the dominated energy consumption [3].

Moreover, nature and in particular the brain do not work exactly on these models and recent works are beginning to identify promising new structures, in particular based on analog computation [4, 5, 6]. Finally, one of the reasons for using analog electronics to realize neural network hardware is that several of the operations in neural networks can

19 Place Marguerite Perey - 91120 Palaiseau - France • Tél. +33 (0)1 75 31 92 01 • Siret : 180 092 025 00022 • APE : 8542Z

<sup>\*</sup>germain.pham@telecom-paris.fr

<sup>&</sup>lt;sup>†</sup>desgreys@telecom-paris.fr





be realized by simple analog circuits, eg. sigmoids, adders, simple multipliers. It is also believed that the fault-tolerant nature of neural networks will compensate for the lack of accuracy in analog realizations [7].

## 2 Subject positioning and objective

One of the most used training algorithms for conventional neural networks is the backpropagation algorithm [7] and in the last few years almost all implementations of this algorithm have been done using, digital processors. However, in the early development



Figure 1: Diagram for computing the update rule of the backpropagation algorithm on the 2-3-2 multilayer perceptron

of the neural networks, several analog implementations of this learning structure can be found [8, 9, 10, 7, 11]



Fig. 1 Block diagram of BP neuron

Figure 2: Diagram from [11]







The aim of this internship is to demonstrate the interest of analog implementations using recent CMOS technology (such as 65nm or 28nm FDSOI) by simulating and designing an analog neural network with an analog backpropagation learning strategy.

#### 3 Work Plan (6 months)

The research work plan is the following:

- State of the art of analog neural networks implementations and associated learning strategies (1 months)
- Matlab level simulation and electrical simulation of a complete ideal neural network (multilayer perceptron) (2 months)
- Matlab level simulation and electrical simulation of the analog back propagation system (on the multilayer perceptron) (2 months)
- Report & publication (1 month)

#### Required skills & tools to be used 4

- Skills in programming (Matlab/Octave)
- Skills in analog and digital circuit design

### References

- [1] Yann LeCun, Yoshua Bengio, and Geoffrey Hinton. Deep learning. Nature, 521(7553):436-444, 2015.
- [2] M. Prezioso, I. Kataeva, F. Merrikh-Bayat, B. Hoskins, G. Adam, T. Sota, K. Likharev, and D. Strukov. Modeling and implementation of firing-rate neuromorphic-network classifiers with bilayer Ta/Pt/Al<sub>2</sub>O<sub>3</sub>/TiO<sub>2-x</sub>/Ti/Pt Memristors. In 2015 IEEE International Electron Devices Meeting (IEDM), pages 17.4.1– 17.4.4, Dec 2015.
- [3] V. Sze, Y. Chen, T. Yang, and J. S. Emer. Efficient Processing of Deep Neural Networks: A Tutorial and Survey. Proceedings of the IEEE, 105(12):2295–2329, Dec 2017.

19 Place Marguerite Perey - 91120 Palaiseau - France • Tél. +33 (0)1 75 31 92 01 • Siret : 180 092 025 00022 • APE : 8542Z







- [4] G. W. Burr, P. Narayanan, R. M. Shelby, S. Sidler, I. Boybat, C. di Nolfo, and Y. Leblebici. Large-scale neural networks implemented with non-volatile memory as the synaptic weight element: Comparative performance analysis (accuracy, speed, and power). In 2015 IEEE International Electron Devices Meeting (IEDM), pages 4.4.1–4.4.4, Dec 2015.
- [5] Stefano Ambrogio, Pritish Narayanan, Hsinyu Tsai, Robert M. Shelby, Irem Boybat, Carmelo di Nolfo, Severin Sidler, Massimo Giordano, Martina Bodini, Nathan C. P. Farinha, Benjamin Killeen, Christina Cheng, Yassine Jaoudi, and Geoffrey W. Burr. Equivalent-accuracy accelerated neural-network training using analogue memory. *Nature*, 558(7708):60–67, 2018.
- [6] Y. Du, L. Du, X. Gu, J. Du, X. S. Wang, B. Hu, M. Jiang, X. Chen, S. S. Iyer, and M. F. Chang. An Analog Neural Network Computing Engine Using CMOS-Compatible Charge-Trap-Transistor (CTT). *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 38(10):1811–1819, Oct 2019.
- [7] H. Withagen. Implementing backpropagation with analog hardware. In Proceedings of 1994 IEEE International Conference on Neural Networks (ICNN'94), volume 4, pages 2015–2017 vol.4, June 1994.
- [8] B. Furman and A. A. Abidi. An Analog CMOS Backward Error-propagation LSI. In *Twenty-Second Asilomar Conference on Signals, Systems and Computers*, volume 2, pages 645–648, Oct 1988.
- [9] T. Shima, T. Kimura, Y. Kamatani, T. Itakura, Y. Fujita, and T. Iida. Neuro chips with on-chip back-propagation and/or Hebbian learning. *IEEE Journal of Solid-State Circuits*, 27(12):1868–1876, Dec 1992.
- [10] Maurizio Valle, Daniele D. Caviglia, and Giacomo M. Bisio. Back-Propagation Learning Algorithms for Analog VLSI Implementation, pages 35–44. Springer US, Boston, MA, 1994.
- [11] Chun Lu, Bingxue Shi, and Lu Chen. Analogue circuit realization of a programmable sigmoidal function and its derivative for on-chip BP learning. In *IEEE APCCAS* 2000. 2000 IEEE Asia-Pacific Conference on Circuits and Systems. Electronic Communication Systems. (Cat. No.00EX394), pages 626–629, Dec 2000.