

Institut Mines-Telecom Telecom ParisTech CNRS/LTCI Sophia Antipolis, France

TTool/DIPLODOCUS: a UML Model-Driven Environment for Embedded Systems-on-Chip Design

Andrea Enrici Ludovic Apvrille Renaud Pacalet

MODELS 2014 Demonstration session

Research context: embedded Systems on Chip (SoCs)

Embedded system = information processing systems embedded into a larger product, normally not directly perceivable by users



Research context: embedded Systems on Chip (SoCs)

- Embedded system = information processing systems embedded into a larger product, normally not directly perceivable by users
- System on Chip = software and hardware components working together to perform a predefined set of functions



Research context: embedded Systems on Chip (SoCs)

- Embedded system = information processing systems embedded into a larger product, normally not directly perceivable by users
- System on Chip = software and hardware components working together to perform a predefined set of functions
- We focus on:
 - data-dominated embedded systems (e.g., signal, video processing)



Our Design Challenge


Hardware/software partitioning: decide if a functionality should be implemented in hardware or in software or both

Design Space Exploration is the solution!



Design Space Exploration (DSE)

Design Space Exploration = analyzing different implementations, that are functionally equivalent, in order to find an optimal solution according to given performance criteria (e.g., costs, area, power consumption)



Motivation

- Embedded hardware has undergone a tremendous change:
 - from single processor architectures ...



... to on-chip cloud computers with tens or hundreds of cores

Motivation

- Embedded hardware has undergone a tremendous change:
 - from single processor architectures ...



so has done embedded software:

- from simple routines within control loops ...
- ... to applications with video conferencing and voice recognition





Motivation


- Embedded hardware has undergone a tremendous change:
 - from single processor architectures ...
 - ... to on-chip cloud computers with tens or hundreds of cores
- so has done embedded software:
 - from simple routines within control loops ...
 - ... to applications with video conferencing and voice recognition





It is now impossible to design new products from scratch!

A toolkit named TTool (say "tea-tool")



 UML/SysML diagrams to model an embedded system's functionality, communication services and architecture



- UML/SysML diagrams to model an embedded system's functionality, communication services and architecture
- Simulate and verify formally the system's models at the push of a button



- UML/SysML diagrams to model an embedded system's functionality, communication services and architecture
- Simulate and verify formally the system's models at the push of a button
- No need to be an expert in modeling, simulation or formal verification



- UML/SysML diagrams to model an embedded system's functionality, communication services and architecture
- Simulate and verify formally the system's models at the push of a button
- No need to be an expert in modeling, simulation or formal verification
- Let's model a signal processing algorithm running on an embedded System-on-Chip!



High-level models ... what for?



Increase simulation speed

the more models contain details, the longer are the simulation and verification

High-level models ... what for?



Increase simulation speed

the more models contain details, the longer are the simulation and verification

Reduce design and testing effort

the earlier the bugs are found, the less it costs to fix them

High-level models ... what for?



Increase simulation speed

the more models contain details, the longer are the simulation and verification


Reduce design and testing effort


the earlier the bugs are found, the less it costs to fix them


Increase portability


save time and money by re-adapting models for next projects


1














Let's model with TTool/DIPLODOCUS!


Let's model a signal processing algorithm that runs on an embedded System-on-Chip!


Let's model with TTool/DIPLODOCUS!




































































Communication modeling




Communication modeling




Mapping



Mapping




Functional Simulation




Functional Simulation

Tool Anewers(I) T	X 3 6 日 P C C 100% C 基 法 点 点 提 正 記 王 畠 畠 Y DIPLODOCUS Methodology 招 AppC 努 Mapping1 影 Mapping2			
	웹 TML Component Task Diagram Sy InterfaceDevice Sy Timer Sy TCPIP Sy Application Sy SmartCard			
				8 8 72 72
	•			
	Ιſ	•	Interactive simulation	
		Con	nect to simulator Terminate simulation and quit	Quit simulation window
	reg Cactivation()	ommands		Simulation information
	activation()>	Save / restore state Benchmarks Formal verification		Memories ↔ Bus
		Control Text co	ommands Set variables Save trace	Tasks variables #CPUs/HwA Options Breakpoints CPUs/HwA
			YING YING YING LYNG LYNG LYNG LYNG	
	eut reset()>	Command parameter:	1	
		CPUs and HwA:	HW2 (3) 👻	Generate info in Latex format
	answerToReset()	Busses:	Bus0 (2) 👻	Print messages received from server
	<u>et</u>	Memories:	Memory0 (1)	Animate UML diagrams
	pTS()>	Tasks:	AppC_Application (25)	Primate one diagrams
		Channels:	AppC_fromAtoT (41)	Show DIPLO IDs on UML diagrams
	The	cimulato	or GUI allows to easi	Show transaction progression on UML diagra
	THE	Simulato	or Gor anows to easi	Automatically open active task diagram
	OV	aloro and	debug a design	Vatomatically open active task diagram
		nore and	uebuu a uesiuli	
				Automatically update information (task, CPU,

Formal Verification




Formal Verification



Debugging facilities

- Debugging and design exploration facilities are available from simulation and verification:
 - Gantt charts
 - execution waveforms





An environment for the design of Systems-on-Chip:

easy and rapid to deploy, open source



An environment for the design of Systems-on-Chip:

- easy and rapid to deploy, open source
- used by industrial and academic partners ...
 - Texas Instruments
 - Freescale
 - ► ISAE (Toulouse, France)







An environment for the design of Systems-on-Chip:

- easy and rapid to deploy, open source
- used by industrial and academic partners ...
 - Texas Instruments
 - Freescale
 - ► ISAE (Toulouse, France)
- ... and projects
 - EVITA (automotive embedded systems)
 - Embb (Software-Defined Radio)







Future works and research directions

Integrate model transformations:

into a code generation environment to produce the application control code

Future works and research directions

Integrate model transformations:

- into a code generation environment to produce the application control code
- into a run-time environment for application scheduling and memory management

Do you want to now more?

Visit TTool's website:

http://ttool.telecom-paristech.fr/

Contact us:

- andrea.enrici@telecom-paristech.fr
- Iudovic.apvrille@telecom-paristech.fr
- renaud.pacalet@telecom-paristech.fr



