



Une école de l'IMT


université  
PARIS-SACLAY

# **Model-Driven Engineering for Safety, Security and Performance: SysML-Sec**

Ludovic APVRILLE  
ludovic.apvrille@telecom-paristech.fr

InS3PECT'2017





# Outline

## Context: Security for Embedded Systems

Embedded systems

## SysML-Sec

Method

SysML-Sec

## Case study and Demo

Case Study and Demo

## Conclusion

Conclusion, future work and references

## Examples of Threats

### Transport systems

- ▶ Use of exploits in Flight Management System (FMS) to control ADS-B/ACARS [Teso 2013]
- ▶ Remote control of a car through Wifi [Miller 2015] [Tencent 2017]



(C) Wired - ABC News



(C) Hospira

### Medical appliances

- ▶ Infusion pump vulnerability, April 2015.  
<http://www.scip.ch/en/?vuldb.75158>

# Examples of Threats (Cont.)

## Internet of Things

- ▶ Proof of concept of attack on IZON camera [Stanislav 2013]
- ▶ Vulnerability on fitbit [Aprville 2015]
- ▶ Hacking a professional drone [Rodday 2016]


### Geek usages for your Fitbit Flex Tracker



A. Aprville, Hack.lu'2015

(C) beforeitnews

### XBee – Man-in-the-Middle Attack



N. Rodday, BlackHat Asia'2016

# Finding Vulnerabilities on IoTs



**What's inside? Let's look together!**

# Inside a Fitbit




**Don't try this at home!**

## Inside a Fitbit (Cont.)




**Again: don't try this at home!**

# Inside a Fitbit (Cont.)



# Fitbit: Hardware Components



## Then, How to Identify Vulnerabilities?

### Investigations

- ▶ JTAG interface
- ▶ Testing ports
- ▶ Firmware analysis
- ▶ Memory dump
- ▶ ...

You want to better resist this?

Develop your system with security in mind from the very beginning

Our solution: SysML-Sec, supported by TTool

# Designing Safe and Secure Embedded Systems: SysML-Sec


## Main idea

- ▶ **Holistic approach:** bring together experts in embedded systems, system architects, system designers and security experts

## Common issues (addressed by SysML-Sec):

- ▶ Adverse effects of security over safety/real-time/performance properties
  - ▶ Commonly: only the design of security mechanisms
- ▶ Hardware/Software partitioning
  - ▶ Commonly: no support for this in tools/approaches in MDE and security approaches

# SysML-Sec: Methodology




Fully supported by TTool



# Partitioning

## Before mapping



- ▶ Security mechanisms can be captured but not verified



## After mapping


- ▶ Impact of security mechanisms on performance and safety
  - ▶ e.g. increased latency when inserting security mechanisms
- ▶ Verify security (confidentiality, authenticity) according to possible attacks
  - ▶ Depends on the attacker capabilities
  - ▶ Whether different HW elements are or not on the same die
  - ▶ Where to store the cryptographic materials (keys)
  - ▶ Where to perform encrypt/decrypt operations

# Attacker Model



# Partitioning Verification

## Modeling




## Automatic Verification

### Safety



### Performance




### Security



# Safety and Security Mechanisms

## Data Encryption/ Authentication



Safety




Security



Performance




# Safety and Security Mechanisms



# Safety and Security Mechanisms

## Failsafe mode



Safety




Security




Performance



# Partitioning Approach



# SysML-Sec: SW Design




- ▶ Precise model of security mechanisms (security protocols)
- ▶ Proof of security properties : confidentiality, authenticity
- ▶ Channels between software blocks can be defined as private or public
  - ▶ This should be defined according to the hardware support defined during the partitioning phase


# Case Study: Autonomous Vehicle



**Verification**




# Functional View



# Safety Verification (Before Mapping)


Reachability/Liveness

Queries




Safety Pragma  
 $A[] \text{Supervisor.running}$   
 $\text{Perception.distance} < \text{threshold} \rightarrow \text{Supervisor.brakingOrder}$

# Architecture and Mapping Views




# Safety Verification (After Mapping)

## Reachability Graph




## Minimized RG




# Security Verification


## Dialog window



## Backtracing



# Performance Verification



# Conclusion and Future Work

## Achievements: SysML-Sec

- ▶ Methodology for designing safe and secure embedded systems
- ▶ Fully supported by TTool
- ▶ Applied to different domains, e.g., automotive systems, IoTs, malware

## Future work

- ▶ Security risk assistance and backtracing
- ▶ Improve security provers
- ▶ Assistance to handle conflicts between security/safety/performance
  - ▶ Design space exploration

## To Go Further ...

### Web sites

- ▶ <https://sysml-sec.telecom-paristech.fr>
- ▶ <https://ttool.telecom-paristech.fr>

### References

- ▶ Ludovic Apvrille, Yves Roudier, "SysML-Sec: A SysML Environment for the Design and Development of Secure Embedded Systems", Proceedings of the INCOSE/APCOSEC 2013 Conference on system engineering, Yokohama, Japan, September 8-11, 2013.
- ▶ Ludovic Apvrille, Yves Roudier, "Designing Safe and Secure Embedded and Cyber-Physical Systems with SysML-Sec", Chapter in Model-Driven Engineering and Software Development, p293–308, Springer International Publishing, 2015