High-level Partitioning and Design Space Exploration for Cyber Physical Systems

Daniela Genius\textsuperscript{1}, Ilias Bournias\textsuperscript{1}, Ludovic Apvrille\textsuperscript{2}, Roselyne Chotin\textsuperscript{1}

\textsuperscript{1} Sorbonne Université, LIP6, CNRS UMR 7606, Paris, France
\textsuperscript{2} LTCI, Télécom Paris, Université Paris-Saclay, Paris, France

Keywords: Embedded Systems, Analog/Mixed Signal Design, Activity Diagrams, Virtual Prototyping

Abstract: Virtual prototyping and co-simulation of mixed analog/digital embedded systems have emerged as a promising research topic, but usually assume an already Hardware/Software partitioned system. The paper presents a new approach for high-level system partitioning of such mixed systems, by expressing the structure and the behaviour of the analog parts with SysML diagrams. A tool already able to handle some aspects of analog design after partitioning has been extended to be able to handle partitioning, thus completing the methodology. As a real-world case study, we show the design of the hardware part of a medical application.

1 Introduction

Embedded systems are often built upon heterogeneous hardware composed of Field Programmable Gate Arrays (FPGAs), Digital Signal Processors (DSPs), hardware accelerators, analog/mixed signal (AMS) and radio frequency (RF) circuits on the one hand, System on chip (SoC) running the software on general purpose processors on the other. The large variety of hardware combinations to explore — such as which parts should run on the SoC, which should be implemented on FPGA, or if it is beneficial to cast certain functionality into Application Specific Integrated Circuits (ASIC)? — opens up a vast design space which is difficult to handle.

AMS and RF components should be considered differently since the function they implement cannot be realized in software nor on an FPGA. However, their functionality can be represented in an abstract way, while keeping relevant information.

An approach presented in [Genius et al., 2019] does not tackle system-level modeling, in contrast to the contribution presented in the paper, which thus completes our methodology for AMS systems.

The paper proposes a high-level representation of Cyber Physical systems that includes high-level models of all these components — including analog components — which are yet sufficiently precise to detect design problems related to the interaction of analog and digital parts.

In summary, the paper describes the abstraction we propose and how it can be used for fast design space exploration. After discussing related work in Section 2, we introduce the underlying concepts in Section 3. Our contribution is described in Section 4 and applied to a larger case study in Section 5 before we conclude.

2 Related Work

The following tools target analog/mixed signal or multi-domain design and co-simulation.

Ptolemy II [Ptolemy.org, 2014] is based upon the data-flow model. It addresses digital/analog systems by defining several sub domains. Instantiation of elements controlling time synchronization between domains is left to the designer.

Metro II [Davare et al., 2007] is based on hierarchical, high level, models. So-called Adapters are used for data synchronization between components belonging to different Models of Computation (MoCs), yet the model designer still has to implement time synchronization. As a common simulation kernel handles the entire process execution (digital and analog), MoCs are not well separated.

Modelica [Fritzson and Engelson, 1998] is an object-oriented modeling language for component-oriented systems containing e.g. mechanical, electrical, electronic and hydraulic components. Classes contain sets of equations that can be translated into objects running on a simulation engine. Yet, since time synchronization is not predefined, the simulation engine must manipulate objects in a symbolic way in order to determine an execution order between com-
ponents of different MoCs. Linking simulations with different Models of Computation can be done by using e.g. the Functional Mock-up Interface [Blochwitz et al., 2011], closely related to the Modelica tools.

SystemC AMS extensions [Barnasconi et al., 2016] [Vachoux et al., 2003], is a library of C++ classes based on SystemC [IEEE, 2011], extending of SystemC with AMS and RF features. In the scope of the BeyondDreams project [Beyond Dreams Consortium, 2011], a mixed analog-digital systems proof-of-concept simulator has been developed, based on the SystemC AMS extension standard [Einwich, 2016].

3 Basic Concepts

Let us briefly introduce the two fundamental concepts and associated tools which are the basis of the present contribution.

3.1 Multi-Level Model-Based Design

Model-based engineering of (digital) embedded systems can be performed at different abstraction levels, commonly grouped into two subsets: functional and partitioning (high level), software design and deployment (low level). Specific SysML views and diagrams have been defined for each abstraction level. Software and hardware tasks to be partitioned are first captured within the functional abstraction level. Then, functions and their communications are mapped to abstract hardware components.

After partitioning, software tasks can be further detailed and then deployed on more concrete hardware components. Thus, software deployment intends to experiment the interaction of software with all other components (digital and analog).

For closely analyzing the deployment of software tasks, Analog/Mixed Signal components have to be precisely described in order to generate a representative virtual prototype (e.g. in SystemC): there, we assume that these components play a role similar to hardware accelerators. Yet, at higher abstraction level, i.e. at partitioning level, it is challenging to represent them abstractly without losing important precision. Indeed, since their semantics strongly differs from the one of digital components, the interactions between the two models of computations has to be closely captured. The paper further elaborates on the semantics aspects, and how these components can efficiently be captured at a high level of abstraction using SysML diagrams.

3.2 SystemC AMS

In SystemC AMS, digital components are described with a Discrete Event (DE) model, while analog components are described with the Timed Data Flow (TDF) Model of Computation, itself based on the timeless Synchronous Data Flow (SDF) semantics [Lee and Messerschmitt, 1987].

Discrete Event Model of Computation A discrete-event simulation abstracts a system as a discrete sequence of events in time, where each event signals a change of state, in contrast to continuous simulation in which the system state changes continuously over time. A well-known example of a DE framework is Ptolemy II [Ptolemy.org, 2014]. DE models in SystemC AMS are essentially SystemC descriptions, using its event-based simulation kernel [IEEE, 2011].

Timed Data Flow Model of Computation In Timed Data Flow (TDF), continuous functions are sampled at discrete intervals. A TDF module is described with an attribute representing the time step and a processing function. A processing function is a mathematical function depending on the module inputs and/or internal states. At each time step, a TDF module first reads a fixed number of samples from each of its input ports, then executes its processing function, and finally writes a fixed number of samples to each of its output ports. TDF modules have the following attributes:

![TDF Cluster diagram](image)

Figure 1: TDF cluster with two TDF and one DE module

- Module Timestep (Tm) denotes the period during which the module will be activated. One module will only be activated if there are enough samples available at its input ports.
- Rate (R). Each module reads or writes a fixed number of data samples each time it is activated. This number is annotated to the ports and it is known as the port rate.
- Port Timestep (Tp) is the period between module port activation. It also denotes the time interval between two samples that are read or written.
- Delay (D). A delay D can be assigned to a port to make it store a given number of samples each
time it is activated, and read or write them in the next activation.

Figure 1 shows a TDF cluster in the representation defined in the SystemC AMS standard. [Barnasconi et al., 2016]. The DE module Y is represented as a white block, the two TDF modules A and B as gray blocks. TDF ports are black squares, TDF converter ports are black and white squares, and DE ports are white squares. TDF signals are arrows. The converter port, shown as black-and-white squares, serves as interfaces between the TDF and DE MoC. The module Timestep of A is 6ms, its port Timestep 2ms and its Rate 3. B has a port and module Timestep of 4ms and a Rate of 1. B has a Delay of 1.

The module Timestep must be consistent with the rate and time step of any port within a module. The relation between Timesteps and Rates is as follows, where $T_m$ is the module Timestep, $T_{pi}$ and $T_{po}$ are the input and output port Timesteps, $R_{pi}$ and $R_{po}$ the input and output port Rates, respectively:

$$T_m = T_{pi} \times R_{pi} = T_{po} \times R_{po}$$

Once this consistency has been validated for a particular cluster by propagating the parameters downstream and upstream [Accellera Systems Initiative, 2010], the cluster may operate at any frequency. In the example shown in Figure 1, A and B are TDF modules, Y is a DE module, there are TDF ports between A and B outputs to a converter port. Port Rates, Delays and Timesteps as well as module Timesteps are given for the TDF modules. The equation is satisfied for modules A ($6ms = 2ms \times 3$) and B ($4ms = 4ms \times 1$) and a valid schedule is A-B-A-B-B.

### SystemC AMS Top Cell

TDF clusters can contain TDF and DE blocks; in SystemC AMS, they are instantiated together in the main SystemC program of a common top cell. Whenever TDF and DE modules coexist in a SystemC AMS specification, they are co-simulated: the SystemC kernel controls the AMS kernel which runs continuously until interrupted. When a SystemC AMS simulation is being executed, the execution of the SystemC simulation kernel is blocked, while the SystemC AMS simulation kernel continues running. The DE kernel must not run ahead of the AMS kernel; otherwise, causality issues arise. Recent work shows how to check causality aspects before simulation [Andrade et al., 2015] or even before code generation [Genius et al., 2019]; the latter approach has been adopted in our tool.

### 4 Method

The paper proposes an extension of the high-level modeling and verification capabilities of an existing framework, TTool, [Apvrille, 2003] in order to better design complex applications, where analog parts interact with each other as well as with digital domains. In TTool, functionality and hardware are described with SysML-like diagrams. A C++ simulation on partitioning level is generated automatically from these, as is the virtual prototype from the SysML-like representation of hardware, software and deployment.

Our idea is to capture the behavior of each SystemC AMS module with an extended SysML activity diagram; the latter are already used for describing the behavior of discrete components, as explained in [Apvrille et al., 2006]. In Figure 2, the red circle points out AMS extensions described in the paper. Previously, distinction was only made between functional blocks mapped to hardware or software. No particular attention was given to analog blocks.

#### 4.1 Modeling and verification

#### 4.1.1 Structural modeling

A Partitioning $\mathcal{P}$ is defined as a set of models $\mathcal{P} = \{F,A,M\}$, with $F$ a Functional Model, $A$ an Architecture Model, and $M$ a Mapping Model. The Functional Model is defined as $F = (T,C)$ where $T$ is a set of Tasks, and $C$ is a set of Communications between tasks. A Task is defined as $t = (Attr,B)$ with Attr a set of Attributes, and $B$ a behavior. From a SysML point of view, block definition and internal block diagrams are used to capture functions and architectural components. Mapping is performed with allocations.

#### 4.1.2 Behavioral modeling

Behavioral diagrams contain among others control flow in the form of non-deterministic and guarded choices, and general control operators. Specific operators can be used for read and write operations on channels, and sending and receiving of events. All these are shown on the left hand side of Figure 3. A Behavior

$$B = (Ctrl,CommOp,CompOp,Con())$$

consists of interconnected Control Operators Ctrl, Communication Operators CommOp and Complexity operators CompOp modeling the complexity of algorithms through the description of a min/max interval of integer/float/custom operations. Con() gives all connections between operators (previous to next).

---

**Figure 1**: TDF cluster in the representation defined in the SystemC AMS standard. [Barnasconi et al., 2016].

**Figure 2**: SystemC AMS module with an extended SysML activity diagram.
The left hand side of Figure 3 shows typical operators and their (basic) translation into SystemC AMS.

### 4.2 Modeling DE modules

DE modules can easily be captured as extra functions. One activity diagram can be associated to them, as for other functions.

- To capture the semantics of transfer of data between DE modules, (usual) communication between functions can be used. Similarly, the behavior of DE modules can use communication operators of activity diagrams.
- Choices (that later will become "if" statements in the sc_method) can be translated into guarded branch control structures in the activity diagram.
- The estimated execution time of the module is captured with a complexity operator in the activity diagram. These estimations are meant to be refined at software design level by capturing e.g. a more concrete algorithm. Then, the deployment of software leads to executing a virtual prototype from which cycle-accurate values can be obtained. These precise values can then be fed back into activity diagrams.

### 4.3 Modeling TDF modules and clusters

Capturing TDF at a high abstraction level is less obvious than for DE modules since our diagrams have a discrete-based semantics.

The structure of TDF clusters supports only data channels, as all communication between modules is done by exchange of data samples and activation is based on data reception. Clusters regrouping several TDF and DE modules are represented by compound modules in block diagrams.

From a behavioral point of view (captured in activity diagrams):

- Branches stemming from choices (simulation code relies on "if" statements in the TDF processing function) can be directly translated into guarded branch control structures in the activity diagram.
- A TDF Module Timestep is abstracted with a complexity operator. The schedule, i.e. the execution order of TDF modules in its cluster, must be known. It is either estimated or derived from the SystemC AMS model, if the latter already exists.
- Activity diagrams support read and write operations on channels. They allow to specify a number of data samples written to/read from a channel, which can be interpreted as the port Rate at which samples are written to/read from a port in TDF.
- Infinite repetition of the cluster’s schedule is captured by an infinite loop in the activity diagram.
- To model transition between TDF and DE, we use composite components. A composite component may contain either TDF or DE modules but not both; converter ports are modeled by composite ports. TDF converter ports are represented by composite ports.

Port Timesteps are not represented in the Functional View, neither are Delays: they are to be used at software/hardware design level, in the SystemC AMS representation, in order to calculate the schedule and enforce causality (see Section 3.2).
4.4 Mapping

At partitioning level, a mapping model is built upon abstract hardware components: Communication, Execution and Storage Nodes. Hardware components are highly abstracted: a CPU is defined as a set of parameters such as an average cache-miss ratio, go-to-idle time, context switch penalty, etc. We take into consideration the following execution nodes:

- Central processing Unit (CPU)
- Hardware accelerator (HWA)
- Field programmable Gate Array (FPGA)

Mapping involves allocating tasks (i.e. blocks of the Functional View) onto the architectural model. A task mapped to a processor will be implemented in software, while a task mapped to a hardware accelerator or FPGA will be implemented in hardware. In the case of CPUs or FPGAs, several tasks can be mapped to the same node. On the contrary, only one task can be allocated to a hardware accelerator. Simulation of mapping models helps understanding system performance.

5 Case study

The following case study illustrates high-level modeling for design space exploration. It stems from the EchOpen project [EchOpen community, 2017], where system-level designers cooperate closely with hardware designers, with the aim of designing low-cost and portable echography device for pre-echography medical exploration, primarily for emerging countries but also in case of difficult circumstances [Tse et al., 2014] [Mancuso et al., 2014].

The objective of the system is to receive data samples sent by the probe of the ultrasound device, to extract the useful signal and then to store them to a memory before they are sent to the smartphone for processing images.

We simulate the probe by a TDF module representing a sine wave generator (SineGenerator). The first part of the Envelope Detection model itself is the analog-digital converter (ADC) which takes the samples from the probe and converts them to digital values.

The role of envelope detection [Qiu et al., 2012] is to extract the useful signal: x samples are compared to those produced by a sample generator (decimation rate defined by the designer) and the highest value is extracted among them. Envelope detection is modeled as digital (DE) blocks, and the entire functionality (a composite component) is meant to be implemented on FPGA in the first place. Design space exploration may later indicate that running as software on a general purpose processor/DSP (like the ones on a smartphone) suffices. Finally, the values are stored in memory in order to be sent on to the processor for image processing (SPI module). The SPI module waits until the envelope detection for the whole image is completed and then sends it on to the SoC interface. The processor then implements image pro-
process (scan conversion [Sikdar et al., 2001]).

5.1 Partitioning Level

Figure 4 shows the functional view. Green blocks represent functional components connected through ports to data channels (in blue). Yellow blocks represent composite components. The analog modules SineGenerator and ADC can now be captured as specific tasks, whose behavior is captured within activity diagrams (Figure 5). In Figure 6, the the SineGenerator and ADC modules are mapped to hardware accelerators, EnvelopeDetection to the (digital) FPGA, finally ScanConversion to the SoC. While the former functionality will be thus implemented in hardware, the latter will be implemented in software.

Simulation and formal verification Diagrams are converted into C++ before being simulated or formally verified (the simulation engine can generate a reachability graph, not shown here). The simulation engine is predictive: each processing element advances at its own pace until a system event (data transfer, a synchronization event, etc.) invalidates current transactions. Then, the latter are cut back as much as necessary in the past, and the simulation continues from the cut transactions.

Analog components are modeled as hardware accelerators. The mapping view contains FPGA, at this level of abstraction, simply simulated as a n-core processors, with n being the number of tasks mapped.

5.2 Software Design Level

One partitioning is satisfactory, the software design level includes a way to validate models with more concrete hardware models. This validation is performed thanks to a model-to-virtual-prototype transformation. There, a specific SysML block diagram is used to capture TDF clusters, including modules and port rates, delays, modules and port Timesteps [Genius et al., 2019].

5.2.1 Validation

From a TDF block diagram, a coherent schedule is then computed, and causality issues between DE and TDF modules automatically indicated. These steps are performed in a so-called validation window. Once the cluster schedule is validated, the virtual prototype, which can be a stand-alone SystemC AMS or a combination of SystemC AMS and SoC platform, including Operating System and software, can be generated. Stand-alone AMS code can be used while the digital part of the platform has not yet been modeled. We first compare the generated code against a handwritten version, initially at our disposition. The two are not identical – automatically generated code contains canonical names and respects a predefined structure – but yield identical simulation results. Yet, the integration of SystemC AMS made it necessary to add facilities for tracing analog, thus continuous, signals, in the virtual prototype.
In Figure 7, only the most relevant signals are shown [Quillevere, 2019]. The first curve is the sampling frequency of the ADC and must be faster than the clock of the digital part. The second curve is the clock of the FPGA, the third the input from the transducer (raw data of the probe). The fourth curve displays the samples from the ADC (analog part), the fifth the absolute value which is part of envelope detection, i.e. digital part, after signal decimation. The sixth curve is the calculation of the maximum value among decimated absolute values.

6 Discussion and Future Work

We show how to take into account digital and analog aspects of an embedded system from the very first modeling phases onwards. For that purpose, we extend a partitioning tool with new SysML models able to capture SystemC AMS components in an abstract but sufficiently representative way. Thanks to this integration, we can reuse the existing simulation methods at partitioning level of TTool, relying on the generation of C++ code and a predictive and discrete simulation engine. Yet, more detailed tests should reveal whether our abstract model of converter ports as composite ports guarantees sufficient precision or whether the functional simulator has to be further enhanced.

Simulation parameters on the partitioning level can be initially based on first assumptions; when software design and deployment level have been designed, more accurate estimations of the execution time (DE) and valid schedules and parameters for TDF can be fed back to the partitioning levels.

The paper focuses on the SystemC AMS part of the system, whereas our tool can already generate code for co-simulation with a System-on-Chip (SoC) platform running other software components in full-system simulation under a lightweight operating system. In a next step of the project, the complete scan conversion code will be integrated on the SoC.

REFERENCES


EchOpen community (2017). Designing an


Figure 7: Analog trace generated from the SystemC AMS simulation