Laws of Order: Expensive Synchronization in Concurrent Algorithms Cannot be Eliminated

Hagit Attiya Technion hagit@cs.technion.il

Petr Kuznetsov

Deutsche Telekom Labs/TU Berlin pkuznets@acm.org Rachid Guerraoui EPFL rachid.guerraoui@epfl.ch

Maged M. Michael IBM T. J. Watson Research Center magedm@us.ibm.com Danny Hendler

Ben-Gurion University hendlerd@cs.bgu.ac.il

Martin Vechev

IBM T. J. Watson Research Center mtvechev@us.ibm.com

Abstract

Building correct and efficient concurrent algorithms is known to be a difficult problem of fundamental importance. To achieve efficiency, designers spend significant time trying to remove unnecessary and costly synchronization. However, not only is this manual trial-and-error process ad-hoc and error-prone, but it often leaves designers pondering the question of: is it inherently impossible to eliminate certain synchronization, or is it that I was unable to eliminate it on this attempt and I should keep trying?

In this paper we respond to this question. We prove that it is impossible to build correct concurrent implementations of classic and ubiquitous specifications such as sets, queues, stacks, mutual exclusion and read-modify-write operations, that completely eliminate certain expensive synchronization.

More specifically, we prove that one cannot avoid the use of: i) read-after-write (RAW), where a write to shared variable A is followed by a read to a different shared variable B or ii) atomic write-after-read (AWAR), where an atomic operation reads and then writes to shared locations. Unfortunately, enforcing any of these two patterns is expensive on virtually all mainstream processor architectures today. To enforce RAW, memory orderingalso called fence or barrier–instructions must be used. To enforce AWAR, atomic instructions such as compare-and-swap (or equivalent) are required. However, fences and atomic instructions are typically substantially slower–around 50 times–than regular instructions!

Although designers of concurrent algorithms frequently struggle to avoid RAW and AWAR, their attempts are often futile. Our result explains exactly in which cases avoiding RAW and AWAR is impossible. Failure to use such synchronization will mean that the algorithm is incorrect and there is no need to even attempt to verify its correctness. On the flip side, our result indicates on which data structures designers can focus their efforts on.

1. Introduction

The design of concurrent applications that avoid costly synchronization patterns is a cardinal programming challenge, requiring consideration of algorithmic concerns and architectural issues, and has implications to formal testing and verification.

Two common synchronization patterns that frequently arise in the design of concurrent algorithms are *read after write* (RAW) and *atomic write after read* (AWAR). The RAW pattern consists of a write to some shared variable A, followed by a read to a different shared variable B. The AWAR pattern consists of a read of some shared variable followed by a write to the same or a different shared variable, where the read and the write are atomic. Examples of the AWAR pattern include read-modify-write operations, such as successful Compare-and-Swap [27] (CAS) operations.¹

Unfortunately, on all mainstream processor architectures, the RAW and AWAR patterns are associated with expensive instructions. Modern processor architectures use relaxed memory models, where guaranteeing RAW order among accesses to independent memory locations requires the execution of memory ordering instructions–often called *memory fences* or *memory barriers*–that enforce RAW order.² Also guaranteeing the atomicity of the AWAR pattern requires the use of atomic instructions. Typically, RAW fence and atomic instructions are substantially slower–around 50 times–than regular instructions, even under the most favorable caching conditions.

Due to these high overheads, designers of concurrent algorithms aim to avoid both the RAW and AWAR patterns, if possible. However, such attempts are often very time-consuming and unsuccessful: in many cases, after multiple empirical attempts, it turns out that it is impossible to avoid these patterns while ensuring correctness of the algorithm.

This raises an interesting and important practical question: Can we discover, formalize and prove the conditions under which at-

¹CAS operates on a single shared variable and takes as arguments an expected value and a new value. It atomically (1) reads the value of the variable; (2) compares the read value with the expected value; and (3) if equal then it writes the new value to the variable. It returns a Boolean value that indicates whether or not it succeeded, i.e., whether or not the write occurred.

 $^{^{2}}$ RAW order requires the use of explicit fences or atomic instructions even on strongly ordered architectures (e.g., X86 and SPARC TSO) that automatically guarantee other types of ordering (read after read, write after read, and write after write).

tempts by algorithm designers to avoid the RAW and AWAR patterns, while ensuring algorithm correctness, are actually futile?

In this paper, we answer this question in a way that formally captures what were previously only empirical observations. We show that implementations of a wide class of concurrent algorithms must involve the expensive RAW or AWAR patterns.

We focus on two fundamental classes of *specifications* that are heavily used in practice: linearizability and mutual exclusion. Roughly speaking, our results state that it is impossible to build a linearizable RAW-AWAR-free concurrent algorithm of a noncommutative operation. Similarly, it proves that it is impossible to build a RAW-AWAR-free correct mutual exclusion algorithm. Both of these results are stated and elaborated on with formal rigor in the rest of the paper.

Our results are widely applicable as they talk about *specifications*, and not of particular implementations. That is, they are applicable to *any* implementation of the said specifications.

Main Contributions. The main contributions of the paper are the following:

- We define the class of specifications that our results apply to: deterministic sequential specifications and strongly noncommutative operations. We prove that it is impossible to build a linearizable implementation of such specifications, that is RAW-AWAR-free.
- We prove that many common operations on ubiquitous and fundamental abstract data types—such as sets, queues, workstealing queues, stacks, and read-modify-write objects—satisfy our conditions on the specification and hence are subject to our results.
- We prove that it is impossible to build an algorithm that satisfies mutual exclusion, is deadlock-free and RAW-AWAR-free.

Practical Implications. Our results have important practical implications: it guides algorithm designers, suggests targeted improvements in hardware and can be used in tandem with classic program testing and verification:

- Designers of concurrent algorithms can use our results to determine when looking for a correct RAW-AWAR-free design is futile. Conversely, our results indicate when avoidance of these expensive patterns may be possible. Further, our results state exactly what changes in the semantics of the *specification* of the target algorithmic operations may make them amenable for a correct RAW-AWAR-free design.
- For processor architects, this result indicates the importance of optimizing the performance of atomic operations such as compare-and-swap, and in particular RAW fence instructions, which have historically received little attention for optimization.
- For formal testing and verification of concurrent algorithms, it is possible to use our result as a filter: if the algorithm does not contain RAW and AWAR (regardless of whether the architecture is sequentially consistent or not), then it is certainly incorrect and there is no need to even attempt to test it or verify it. Otherwise, we proceed as usual with standard testing and verification.

The remainder of the paper is organized as follows. We present an overview of our results with illustrative examples in Section 2. In Section 3, we present the formal model for our results. We present our main results for mutual exclusion in Section 4 and for linearizable objects in Section 5. In Section 6, we show that many widely used specifications fall into our class. We discuss related work in Section 7 and conclude the paper with Section 8.

$\{\mathcal{S}=\mathcal{A}\}$	contains(k)	$\{ret = k \in \mathcal{A} \land \mathcal{S} = \mathcal{A}\}$
$\{\mathcal{S}=\mathcal{A}\}$	$\operatorname{add}(k)$	$\{ret = k \not\in \mathcal{A} \land \mathcal{S} = \mathcal{A} \cup \{k\}\}$
$\{\mathcal{S}=\mathcal{A}\}$	$\mathtt{remove}(k)$	$\{ret = k \in \mathcal{A} \land \mathcal{S} = \mathcal{A} \setminus \{k\}\}$

Figure 1. Sequential specification of a set. $S \subset \mathbb{N}$ denotes the contents of the set. *ret* denotes the return value.

2. Overview

In this section, we first informally explain our result and then demonstrate its implications via several well-known concurrent algorithms. The discussion in this section is mostly informal. Formal details are provided in subsequent sections.

Our result focuses on two important practical specifications: mutual exclusion and linearizability [24].

Mutual Exclusion. The first part of the result states that it is impossible to design a deadlock-free algorithm where all executions of the algorithm are RAW-AWAR-free (i.e. efficient) and the algorithm satisfies the mutual exclusion specification [12, 31] (i.e. correct). By deadlock-free mutual exclusion specification, we mean that there cannot be more than one process inside a critical section at the same time, and if one or more processes compete for a criticial section, at least one of them succeeds.

Linearizability. The second part of our result discusses linearizability [24]. Given a deterministic sequential specification *Spec*, and an unordered strongly non-commutative operation *op* of that specification, it says that we cannot design an algorithm where all executions of the algorithm are RAW-AWAR-free and the algorithm is linearizable with respect to the given sequential specification *Spec*.

Intuitively, an algorithm is linearizable with respect to a given sequential specification if each execution of the algorithm is equivalent to some sequential execution of the specification, where the order between the non-overlapping operations is preserved. The equivalence is defined by comparing the arguments and results of operations.

Informally, by a deterministic sequential specification we mean that if an operation executes from a given state, it will always return the same result. By a strongly non-commutative operation, we mean that in the specification, the operation op_1 can influence the result of another operation op_2 and op_2 can influence the result of op_1 . By unordered we mean that the said op_1 and op_2 operations are performed by different processors (but still sequentially).

Let us illustrate these concepts on a simple example: a Hoarestyle sequential specification of a classic Set, shown in Fig. 1.

First, this simple sequential specification is deterministic: if an add, remove and contains execute from a given state, they will always return the same result.

Second, both operations, add and remove are strongly noncommutative. That is, *there exists* an execution of the specification such that add can influence the result of add and remove can influence the result of remove. For example, let us begin with $S = \emptyset$. Then, if we perform an add(5), it will return *true* and a subsequent second add(5) will return *false*. However, if we change the order, and the second add(5) executes first, then it will return *true* while the first add(5) will return *false*. That is, add is a strongly non-commutative operation, as there exists another operation (in this case another add, but in general as we define later, it could be another operation) such that the two operations influence each other's result. Similar reasoning applies to remove. However, contains is *not* a strongly non-commutative operation, as its result can be influenced by a preceding add or remove, but its execution does not influence the result of any other operation.

Third, the specification may allow an operation to be executed by many processes, or only by a single process. For instance, in the case of work-stealing queues which we will discuss later, some operations can only be executed by a single process.

For the Set specification from Fig. 1, our result will state that *any* linearizable implementation of add and remove (i.e. the strongly non-commutative operations) *must* use RAW or AWAR in *some sequential* execution of the implementation. However, our result does not apply to the contains operation which intuitively makes sense as contains does not modify the shared state and should not require synchronization.

Implications While our result shows when expensive synchronization cannot be eliminated correctly, it is also helpful in guiding designers towards cases where they may be successful. In particular, a designer may focus on either of the following directions:

- *Determinism*: change the sequential specification, perhaps by considering non-deterministic specifications.
- Correctness: change the correctness criteria, perhaps by considering an alternative to linearizability.
- *Commutativity*: focus on operations that are not strongly noncommutative, i.e. contains instead of an add.
- *Ownership*: restrict the specification of an operation such that the operation can only be performed by a single process, instead of multiple processes.
- *Detectors*: come up with efficient detectors that can identify executions which are known to be commutative and hence can avoid the expensive synchronization in that case.

The first four of these pertain to the specification and the correctness criteria and we illustrate two of them (determinism and ownership) in the examples that follow.

The last one is focused on the implementation. To elaborate on the implementation point further, observe that our results talk about *executions* of operations, and namely those that are strongly noncommutative as illustrated in the example with the two add (5)'s executed sequentially. Suppose however that the sequence of two add (5)'s starts from a set that contains 5. Then, regardless of the order, both adds will always return *false*. If a designer is able to identify such cases (which adds more work on the critical path), then it might be possible to avoid the synchronization in *some* but not all executions of add. In practice however, this is difficult to realize as one would need to examine the state of the data structure non-atomically and be aware of potential overlapping operations.

Next, we illustrate the applicability of our result in practice via several well-known concurrent algorithms.

2.1 Compare and Swap

We begin with the universal compare-and-swap (CAS) construct, whose sequential specification is deterministic, and the operation is strongly non-commutative (for a formal proof, see Section 6). The sequential specification of CAS(v, o, n) says that it first compares *v to o and if *v = o, then n is assigned to v and CAS returns *true*. Otherwise, *v is unchanged and CAS returns *false*. Here we use the * operator to denoted address dereference.

The CAS specification can be implemented trivially with a linearizable algorithm that uses an atomic hardware instruction (also called CAS) and in that case, the implementation inherently includes the AWAR pattern.

Alternatively, CAS specification can be implemented by a linearizable algorithm using reads, writes, and hardware CAS, with the goal of avoiding the use of the hardware CAS in the *common* bool WFCAS(Val ev, Val nv) {

- 14: if (ev = nv) return WFRead()==ev;
- 15: Blk b = L;
- 16: b.X = p;

17: if (b.Y) goto 27;

Figure 2. Adapted snippet from Luchagco et al.'s [34] wait-free CAS algorithm.

while (¬CAS(Lock, FREE, BUSY);

Figure 3. A simplified snippet of a test-and-set lock acquire.

1: flag[me] := true;

...

2: while flag[\neg me] = true {

Figure 4. A simplified snippet from the entry section of Dekker's 2-way mutual exclusion algorithm.

case of no contention. Such a linearizable algorithm is presented by Luchangco et al. [34]. Fig. 2 shows an adapted code snippet of the common path of that algorithm. While the algorithm succeeds in avoiding the AWAR pattern in the common case, it *must* include the RAW pattern in its common path. The write to b. X in line 16 *must* precede the read of b. Y in line 17 or otherwise the algorithm will be incorrect.

Both examples confirm our result: AWAR or RAW was necessary. Of course, knowing that RAW and AWAR cannot be avoided in implementing CAS correctly is important as CAS is a fundamental building block for many classic concurrent algorithms.

2.2 Mutual Exclusion Locks

For mutual exclusion lock implementations, our result proves that a RAW or AWAR is required for the entry section.

The test-and-set is the most common lock implementation. Its lock acquire operation boils down to an AWAR pattern, by using an atomic operation, e.g., CAS, to atomically read a lock variable, check that it represents a free lock, and if so replace it with an indicator of a busy lock. Fig. 3 shows a simplified version of a test-and-set-lock. Similarly for all other locks that require the use of read-modify-write atomic operations in every lock acquire [2, 19, 36].

On the other hand, a mutual exclusion lock algorithm that avoids the AWAR pattern [6, 12, 41], must include the RAW pattern. For example, Fig. 4 shows a simplified snippet from the entry section of Dekker's algorithm [12] for 2-process mutual exclusion. A process that succeeds in entering its critical section must first raise its own flag (line 1) and then read the other flag (line 2) to check that the other process's flag is not raised. Thus, the entry section involves a RAW pattern.

These examples are specific implementations that highlight the applicability of our result, namely that implementation of algorithms that satisfy the mutual exclusion specification cannot avoid RAW and AWAR.

2.3 Work Stealing Structures

Concurrent work stealing algorithms are highly popular in implementing various load balancing frameworks.

A work stealing structure holds a collection of work items and it has a single process as its owner. It supports three main

```
WorkItem take() {

1: b := bottom;

2: CircularArray a := activeArray;

3: b := b - 1;

4: bottom := b;

5: t := top;
```

Figure 5. Snippet adapted from the take operation of Chase-Lev's work stealong algorithm [11].

WorkItem take() { 1: h := head; 2: t := tail; 3: if (h=t) return EMPTY; 4: task := tasks.array[h%tasks.size]; 5: head := h+1; 6: return task; }

Figure 6. The take operation from Michael et al.'s idempotent work stealing FIFO queue [38].

operations: put, take, and steal. Only the owner can insert work items, using put, and using take to extract work items. Other processes (thieves) may extract work items using steal. The safety requirements of work stealing are that (1) each extract operation (i.e., take or steal) that returns a work item (i.e., not an empty indicator) must return a valid work item, i.e., one that was previously put by the owner, and that (2) each inserted item is eventually extracted exactly once. In Section 6, we provide a formal proof for why the take and steal operations are strongly non-commutative operations.

In designing algorithms for work stealing, the highest priority is to optimize the owner's operations, especially the common paths of such operations, as they are expected to be the most frequently executed parts of the operations. Examining known work stealing algorithms that avoid the AWAR pattern (i.e., avoid the use of complex atomic operations) in the common path of the owner's operations, reveals that they all contain the RAW pattern in the common path of take operation that succeeds in extracting work items.

The work stealing algorithm by Chase and Lev [11] is representative of such algorithms [3, 17, 20, 21]. Fig. 5 shows a code snippet adapted from the common path of the take operation of that algorithm, with minor changes for the sake of consistency in presentation. The variables bottom and top are shared variables, and bottom is written only by the owner but may be read by other processes. Hence, there is no benefit from using single location complex atomic operations to operate on bottom. The key pattern in this code snippet is the RAW pattern in lines 4 and 5. The order of write to bottom in line 4 followed by the read of top in line 5 is necessary for the correctness of the algorithm.

Indeed, our result captures this fact and also the fact that reversing the order of these two instructions results in an incorrect algorithm.

From deterministic to non-deterministic specifications Our result dictates that in the standard case where we have the expected deterministic sequential specification of a work-stealing structure, it is impossible to avoid RAW and AWAR. However, as mentioned earlier, our result can guide us towards finding practical cases where we can indeed eliminate RAW and AWAR. One such relaxation is to allow non-deterministic specifications. Such a relaxation is exemplified by the idempotent work stealing introduced

Data dequeue() {

- 1: h := head;
- 2: t := tail;
- 3: next := h.next;
- 4: if head \neq h goto 1;
- 5: if next = null return EMPTY;
- 6: if $h = t \{CAS(tail,t,next); goto 1; \}$
- 7: d := next.data;
- 8: if ¬CAS(head,h,next) goto 1;
- 9: return d;

Figure 7. Simplified snippet of dequeue on lock-free FIFO queue [37].

by Michael et al. [38]. This concept relaxes the semantics of work stealing to require that each inserted item is eventually extracted *at least once* instead of *exactly once*. Under this notion the authors managed to design algorithms for idempotent work stealing that avoid both the AWAR and RAW patterns in the owner's operations.

Our result explains the underlying reason of why elimination of RAW and AWAR was possible: because we cannot write a deterministic sequential specification for the idempotent structures, our result now indicates that it may be possible to avoid RAW and AWAR which is substantiated by the algorithms in [38]. Fig. 6 shows the take operation of one of the idempotent algorithms (uses FIFO order). Note the absence of both the AWAR and RAW patterns. The shared variables head, tail, and tasks.array[] are read before writing to head, and no reads need to be atomic with the subsequent write.

2.4 FIFO Queue Example

In examining concurrent algorithms for multi-consumer FIFO queues, one notes that either locking or CAS is used in the common path of nontrivial dequeue operations that return a dequeued item. However, as we mentioned already, our result proves that mutual exclusion locking requires each execution of a successful lock acquire to include the AWAR or RAW pattern. All algorithms that avoid the use of locking in dequeue include a CAS operation in the common path of each nontrivial dequeue execution. Fig. 7 shows the simplified code snippet from the dequeue operation of the classic Michael and Scott's lock-free FIFO queue [37]. Note that every execution that returns an item must execute CAS.

We observe that algorithms for *multi-consumer* dequeue include directly or indirectly at least one instance of the AWAR or RAW patterns (i.e. use either locking or CAS).

Restricting Ownership However, our result suggests that if we want to eliminate RAW and AWAR correctly, we can focus on restricting the processes that can execute an operation. For instance, we can specify that dequeue be executed by a single process, instead of multiple processes. Indeed, when we consider single-consumer FIFO queues, where no more than one process can execute the dequeue operation, we can obtain a correct implementation of dequeue which does not require RAW and AWAR.

Fig. 8 shows a single-consumer dequeue operation, adapted from Lamport's single-producer single-consumer FIFO queue [30].³

Note that the code avoids both RAW and AWAR. The variable head is private to the single consumer and its update is done by a regular write.

Once again, this example demonstrates a case where we used our result to guide the implementation. In particular, by changing the specification of an operation of the abstract data type–namely

³ The restriction or the lack of restriction on the number of concurrent producers does not affect the algorithm for the dequeue operation.

```
Data dequeue() {

1: if (tail = head) return EMPTY;

2: Data data := Q[head mod m];

3: head := head +1 mod m;

4: return data;

}
```

Figure 8. Single-consumer AWAR-RAW-free dequeue operation adapted from Lamport's FIFO queue [30].

from multi-consumer to single-consumer-it enabled us to create an implementation of the operation (i.e., dequeue) where we did not need RAW and AWAR.

3. Preliminaries

As our work contains results on both linearizable algorithms and mutual exclusion problems, in this section, we include the formalization that is common to both problems. Preliminaries that are specific to one of the results are included in the corresponding section.

3.1 Implementation

We now define all terms and properties that pertain to implementation, including transitions, executions and equivalence between states.

3.1.1 Language

For our implementations, we assume a standard sequential imperative programming language with the usual syntax and semantics, equipped with only basic constructs for concurrency: an atomic section and process creation. We assume the language does not allow nested atomic sections or process creation inside atomic sections. This language is simple but powerful enough to express all known practical concurrent algorithms today. Further, if necessary, with the atomic construct, one can implement all other atomic operations such as fetch-and-store, locks, universal constructs such as compare-and-swap, etc.

We use $VarIds_L$ to denote the set of process-local variable identifiers, $VarIds_G$ to denote the set of global identifiers (i.e. memory which can be accessed by each process including global variables and heap) and *Lab* the set of program labels.

3.1.2 Semantics

A program state σ is a tuple $\langle pc, locals, globals \rangle \in \Sigma$, where:

- $\Sigma = PC \times Locals \times Globals$
- $PC = ProcessIDs \rightarrow Lab$
- $Locals = ProcessIDs \times VarIds_L \rightarrow Val$
- $Globals = VarIds_G \rightarrow Val$

A state σ tracks the program counter for each process (*pc*), a mapping from process local variables to values (*locals*), and a mapping from global identifiers to values (*globals*).

We assume that program statements are labeled with unique labels and use stmt(l) as the statement at program label l. We denote the set of initial states as $Init \subseteq \Sigma$.

Transition Relation The behavior of a program is determined by its transition relation $TR \subseteq \Sigma \times ProcessIDs \times Stmt \times \Sigma$, describing a set of transitions. For a transition $\pi_{tr} \in TR$, we denote its source state by $src(\pi_{tr})$, its executing process by $proc(\pi_{tr})$, its destination state by $dst(\pi_{tr})$, its executing statement by $stmt(\pi_{tr})$ and the unique program label where the statement resides as $lbl(\pi_{tr})$. For atomic sections, we assume strong atomicity semantics: if a process is inside an atomic section in a given state, then no other process can take transitions from that state. To avoid formal clutter, our treatment of atomic sections is semi-formal (it can be modeled easily by including a field in the state, denoting the process currently inside an atomic section, but that will introduce more formal clutter). A program transition represents the intuitive fact that starting from a state $src(\pi_{tr})$, where no other process $p_o \neq proc(\pi_{tr})$ is inside an atomic section, process $proc(\pi_{tr})$ can execute the statement $stmt(\pi_{tr})$ and end up in a state $dst(\pi_{tr})$. We use $mloc(\pi_{tr})$ to denote the memory location (variable identifer) that the transition accesses. If the transition does not read or write (i.e. performs a conditional) then $mloc(\pi_{tr})$ returns \perp . We say that a transition π_{tr} performs a global read (resp. write) if $mloc(\pi_{tr}) \in VarIds_G$ and $stmt(\pi_{tr})$ is a read (resp. write). We say that the transition performs a local operation if it does not perform a global read or a write. We also assume the standard programming language semantics where a process cannot modify the local state of other processes. Given a state $\sigma \in \Sigma$, we use $enabled_{\sigma}$ to denote the set of enabled statements in σ . That is, $enabled_{\sigma}$ is a set of tuples of the form $\langle p, l \rangle$ such that $pc_{\sigma}(p) = l$ and there does not exist $q \in ProcessIDs, q \neq p$, such that q is inside an atomic section in σ . Given a set of process $P \subseteq ProcessIDs$, we use $enabled_{\sigma} \mid_{\{P\}}$ to denote the set of tuples that consist only of tuples of processes in P. When P is a singleton $P = \{p\}$, we write $enabled_{\sigma} \mid_{p}$.

We assume the transition relation satisfies the property that all enabled statements from a given state are eventually performed by a transition from that state. That is, $\forall \sigma \in \Sigma . \forall \langle p, l \rangle \in$ $enabled_{\sigma}$. $\exists t_r \in TR$ such that $src(t_r) = \sigma$, $proc(t_r) = p$ and $lbl(t_r) = l$. Finally, we also assume that the transition relation is *deterministic*, that is, $\forall t_1, t_2 \in TR.(src(t_1) = src(t_2) \land$ $(proc(t_1) = proc(t_2)) \land (lbl(t_1) = lbl(t_2)) \Rightarrow t_1 = t_2$. That is, if a statement is executed from a given state by the same process, the end result will always be a unique destination state (same transition).

Executions An execution π is a (possibly infinite) sequence of transitions π_0, π_1, \ldots , such that for every $i \ge 0, \pi_i \in TR$ and $\forall j \ge 1$. $dst(\pi_{j-1}) = src(\pi_j)$. An execution π is initial if $src(\pi_0) \in Init$. We use $first(\pi)$ as a shortcut for $src(\pi_0)$, i.e. the first state in the execution π , and, $last(\pi)$ to denote the last state in the execution π , i.e. $last(\pi) = dst(\pi_{|\pi|-1})$. If a transition t is performed in an execution π then $t \in \pi$ returns *true*, otherwise it returns *false*. We use $\pi_{(i,j)}$ to denote the sequence of all transitions at i and j). For a set of processes $P \subseteq ProcessIDs$, an execution π is said to be P-solo if it only contains transitions of processes in P, that is, $\forall i. 0 \le i < |\pi|$. $proc(\pi_i) \in P$. Conversely, an execution is P-free if contains no transitions of processes in P. When $P = \{p\}$, we write p-solo and p-free.

For a program Prog, we use [Prog] to denote the set of executions for that program starting from initial states (e.g. states in *Init*). We say that a transition t belongs to the program Prog, if there exists an execution $\pi \in [Prog]$ such that $t \in \pi$.

Next, we define what it means for an execution $\pi \in [Prog]$ to be *atomic*. Intuitively, an execution is atomic if all transitions in the execution are preformed by the same process inside an atomic section. That is, no other process can perform a transition from any state in that execution. More formally:

Definition 3.1 (Atomic Execution). We say that an execution π is executed atomically by a process p when π is p-solo and either $|\pi| = 1$ or $\forall i. 1 \le i < |\pi|$, p is inside an atomic section in each state $src(\pi_i)$.

Note that every atomic execution by process p is p-solo, but not every p-solo execution is atomic. That is, even if an execution is solo, for a given process, it could be the case that there is another

execution by a different process which contains one of the states of this execution (without the last one).

Given an execution π and a transition $\pi_k \in \pi$, the maximal atomic subsequence of transition π_k in π is the (unique) subsequence $\pi_{(i,j)}$, such that $\pi_{(i,j)}$ is an atomic execution of process $proc(\pi_k)$, where $i \leq k \leq j$, and $proc(\pi_k)$ is outside an atomic section in states $src(\pi_i)$ and $dst(\pi_j)$.

Next, we define the notion of equivalent states with respect to a set of processes P. Intuitively, two states are equivalent with respect to a set of processes P, if the global states of the two states are identical and the local states of each process in both states is identical. More formally:

Definition 3.2 (State Equivalence). *Given a set of processes* $P \subseteq$ ProcessIDs, *two states* σ *and* σ' *are said to be equivalent with respect to* P, *denoted as* $\sigma \stackrel{P}{\sim} \sigma'$ *if:*

- $globals_{\sigma} = globals_{\sigma'}$
- $\forall p \in P. \ pc_{\sigma}(p) = pc_{\sigma'}(p)$
- $\forall (p, var) \in dom(locals_{\sigma}). \ locals_{\sigma}(p, var) = locals_{\sigma'}(p, var).$
- $enabled_{\sigma} \mid_{\{P\}} = enabled_{\sigma'} \mid_{\{P\}}.$

For convenience, when P is a singleton $P = \{p\}$, we write $\sigma \stackrel{p}{\sim} \sigma'$.

Next, we define read-after-write executions. Intuitively, these are executions where a process writes to global memory location A and then, sometimes later, reads a global memory location that is different from A.

Definition 3.3 (Read After Write Execution). We say that a process p performs a read-after-write in execution π , if $\exists i, j. 0 \le i < j < |\pi|$ such that:

- π_i performs a global write by process p.
- π_j performs a global read by process p.
- $mloc(\pi_i) \neq mloc(\pi_j)$ (the memory locations are different).

We introduce the predicate $RAW(\pi, p)$ which evaluates to *true* if p performs a *read-after-write* in π and to *false* otherwise. Note that in this definition there is no restriction on how the accesses are performed, atomically or not, it talks only about ordering of operations.

Next, we define atomic write-after-read executions. Intuitively, these are executions where a process first reads from a global memory location and then, sometimes later, writes to a global memory location and these two transitions occur atomically, that is, in-between these two transitions, no other process can perform any transitions. Note that unlike read-after-write executions, here, the global read and write need *not* access different memory locations.

Definition 3.4 (Atomic Write After Read Execution). We say that a process p performs an atomic write-after-read in execution π , if $\exists i, j. 0 \leq i < j < |\pi|$ such that:

- π_i performs a global read by process p
- π_i performs a global write by process p
- $\pi_{(i,j)}$ is an atomic execution of process p

We introduce the predicate AWAR (π, p) which evaluates to *true* if process p performs an atomic write-after-read in π and to *false* otherwise.

3.2 Specification

3.2.1 Histories

A history H is defined as a finite sequence of actions, i.e. $H = \psi; \psi...; \psi$, where an action is an invocation or a response of an operation by a given process, that is:

$$\psi = (p, invoke op arg) \mid (p, response op ret)$$

where $p \in ProcessIDs$ is a process identifier, $op \in OpId$ is an operation identifier, arg is the argument to the operation and ret is the return value of the operation. For an action a, we use proc(a) to denote the process, kind(a) to denote the kind of the action (invoke or response), op(a) to denote the name of the operation, arg(a) to denote the arguments and ret(a) to denote the return value. We use H_i to denote the action at position i in the history, where $0 \leq i < |H|$. For a process $p, H \mid_p$ is used to denote the sub-history of H (which is a sub-sequence of H) that consists only of the actions of process p.

An invocation $(p, invoke \ m \ arg)$ is said to be *pending* in a history H if it has no matching response, that is, $\exists i. 0 \leq i < |H|$ such that $proc(H_i) = p$, $kind(H_i) = invoke$, $op(H_i) = m$ and $\forall j. i < j < |H|, proc(H_j) \neq p \text{ or } kind(H_j) \neq response.$ A history H is said to be *complete* if it has no pending calls. We use complete(H) to denote the set of histories resulting after extending H with matching responses to a subset of invocations that are pending in H and then removing the remaining pending invocations. (A history H is sequential if H is empty $(H = \epsilon)$ or H starts with an invocation action, i.e. $kind(H_0) = invoke$ and invocations and responses alternate. That is, $\forall i. 0 \leq i < i$ |H| - 1, $kind(H_i) \neq kind(H_{i+1})$ and each response is matched i < |H|, if $kind(H_i) = response$ then $kind(H_{i-1}) = invoke$ and $proc(H_i) = proc(H_{i-1})$. A complete sequential history H where |H| = 2 is said to be a *complete invocation* of an operation o iff $op(H_0) = o$ and $op(H_1) = o$. In the case where H is a complete sequential invocation, we use inv(H) to denote the invoke action in H and resp(H) to denote the response action in H. A history H is well-formed if for each process $p \in ProcessIDs$, $H \downarrow_p$ is sequential. In this work, we consider only well-formed histories.

3.2.2 Histories and Executions

For a transition t, if $stmt(t) = (kind \ op \ arg)$ where $kind \in \{invoke, response\}$, then $t \mid_{\{invoke, response\}}$ (abbreviated as $t \mid_{ir}$) denotes the action $(p, kind \ op \ arg)$ where p = proc(t). Otherwise, $t \mid_{ir}$ returns ϵ (the empty sequence). Accordingly, we can define a history $H(\pi)$ of an execution π in the obvious way: $\pi \mid_{ir}$ denotes the sequence of invocations and responses occurring in π .

For a program Prog, we define its corresponding set of histories as $\llbracket Prog \rrbracket_H = \{\pi \mid_{ir} | \pi \in \llbracket Prog \rrbracket\}$. We use $\llbracket Prog \rrbracket_{HS}$ to denote the sequential histories in $\llbracket Prog \rrbracket_H$. When clear from the context, we also sometimes use $\pi \mid_{op}$ to denote projection onto invocations and responses of a specific operation *op*.

Given an execution π , we say that a transition $t \in \pi$ has a matching invocation in π , if there exists a transition $t_{prev} \in \pi$ such that $t_{prev} \mid_{ir} \neq \epsilon$, $kind(t_{prev} \mid_{ir}) = invoke$, $proc(t) = proc(t_{prev})$, t_{prev} precedes t in π and there does not exist a matching response action to $t_{prev} \mid_{ir}$ that is performed in-between t_{prev} and t in π . Note that t_{prev} may be the same as t.

Definition 3.5 (Well-formed Execution). We say that an execution π is well-formed if its history $\pi \downarrow_{ir}$ is well-formed, every transition in $t \in \pi$ has a matching invocation and for any transition $t \in \pi$ where $t \downarrow_{ir} \neq \epsilon$, proc(t) is outside of an atomic section in src(t).

We say that π is a *complete sequential execution* of an operation *op* by process *p*, if π is a well-formed execution, all transition in π are performed by *p* and *op* is a complete invocation in the history $\pi \downarrow_{ir}$ by process *p*.

A program is *well-formed* if it generates only well-formed executions. In this paper, we only consider well-formed programs.

4. Synchronization in Mutual Exclusion

In this section, we consider implementations that provide mutually exclusive access to a critical section among a set of processes. We show that every deadlock-free mutual exclusion implementation incurs RAW and AWAR patterns in certain executions.

A mutual exclusion implementation exports four kinds of external actions: an invocvation *try* and a matching response *enter*, and an invocation *exit* and a matching response *rem*. We strengthen the notion of well-formedness and say that a history *H* is *wellformed* if, for every process *p*, $H \mid_p$ is a prefix of the cyclic sequence *try*, *enter*, *exit*, *rem*, Respectively an execution π is well-formed if it generates a well-formed history. We only consider well-formed executions here.

At the end of a finite execution π , a process p is said to be in its *trying section* if its last external action in π is *try*, in its *critical section* if its last external action is *enter*, in its *exit section* if its last external action is *exit*, and in its *remainder section* otherwise. Therefore, a process in a mutual exclusion algorithm is in its remainder section initially, and then cyclically goes through trying, critical, exit, and remainder sections. A process is called *active* if it is in its trying or exit section, and only active processes are allowed to take steps in an execution.

For the purpose of our lower bound, we assume the following weak formulation of the mutual exclusion problem [12, 31]. In addition to the classical mutual exclusion requirement, we only require that the implementation is *deadlock-free*, i.e., if a number of active processes concurrently compete for the critical section, at least one of them succeeds.

Definition 4.1 (Mutual Exclusion). *A deadlock-free mutual exclusion implementation guarantees:*

- (Safety) There is no execution π such that two processes are in their critical sections at the end of π .
- (Liveness) In every execution in which every active process takes sufficiently many steps:
 - If at least one process is in its trying section and no process is in its critical section, then at some point later some process enters its critical section.
 - If at least one process is in its exit section, then at some point later some process enters its remainder section.

We say that π is a *complete trying section* of a process p if $\pi \mid_{ir} = try \cdot enter$.

Theorem 4.2 (RAW and AWAR in Mutual Exclusion). Let Prog be a deadlock-free mutual exclusion implementation for two or more processes. Then for every complete p-solo trying section π_p :

- $RAW(\pi_p, p) =$ true, or
- $AWAR(\pi_p, p) = true$

Proof. Let $\pi_{base} \cdot \pi_p$ be an execution in $[\![Prog]\!]$ such that π_p is a complete *p*-solo trying section. By contradiction, assume that π_p does not contain a global write. Consider an execution $\pi_{base} \cdot \pi_q$ such that π_q is *p*-free and it contains complete trying section of a process $q \neq p$. Since *Prog* is deadlock-free, such an execution exists. Assume that the last action q in π_q is *enter* (q is in its critical section right after π_q). But $last(\pi_{base}) \stackrel{q}{\sim} last(\pi_{base} \cdot \pi_p)$ and, thus, there exists an execution $\pi_{base} \cdot \pi_p \cdot \pi'_q$ at the end of which both p and q are in their critical sections—a contradiction.

Thus, π_p contains a global write transition, an let t_w is the *first* global write transition in π_p . Let $\pi_p = \pi_0 \cdot \pi_w \cdot \pi_1$, where π_w is the maximal atomic subsequence of π_p that contains t_w (if t_w does not belong to an atomic construct, then $\pi_w = t_w$). We proceed by contradiction and assume that RAW $(\pi_p, p) = false$ and AWAR $(\pi_p, p) = false$. Immediately, we observe that since

AWAR $(\pi_p, p) = false$ and t_w is the first write transition in π_p, t_w is the first global transition in π_w .

Further, since π_0 contains no global writes, $\forall q \in ProcessIDs$ where $q \neq p$, $first(\pi_0) \stackrel{q}{\sim} last(\pi_0)$. Since Prog is deadlockfree, there exists an execution $\pi_{base} \cdot \pi_0 \cdot \pi_q$ such that π_q is *p*free and it contains a complete trying section of some process *q*. The assumption RAW $(\pi_p, p) = false$ implies that no global read operation of *p* in $\pi_w \cdot \pi_1$ accesses a variable other than $mloc(t_w)$. Note that the first action of π_w overwrites the only location that is read by *p* in $\pi_w \cdot \pi_1$. Thus, there exists an execution $\pi_c = \pi_0 \cdot \pi_q \cdot \pi'_w \cdot \pi'_1$ in [Prog] such that *p* does not distinguish $last(\pi_1)$ and $last(\pi'_1)$. Therefore, the last action of *p* in π_c is also *enter*, while *q* is in its critical section—a contradiction.

Thus, either $RAW(\pi_p, p) = true$ or $AWAR(\pi_p, p) = true$.

5. Synchronization in Linearizable Algorithms

In this section, we state and prove a new result that affects the design of practical concurrent algorithms. Informally, our result states that strongly non-commutative operations must use certain kinds of synchronization: either by containing some inherent order between reads and writes (i.e. the RAW pattern) or by making parts of the execution atomic (i.e. the AWAR pattern). The impact of this result in practice is that in order to enforce these patterns, expensive synchronization is required. For instance, to enforce the RAW pattern when the program is running on a weak memory model, one must use an expensive store-load fence.

Before we state and prove our result, we first define linearizability, deterministic sequential specifications and strongly noncommutative operations.

5.1 Linearizability

Next, following [22, 24] we define linearizable histories. A history H induces an irreflexive partial order $<_H$ on actions in the history: $a <_H b$ if kind(a) = response and kind(b) = invoke and $\exists 0 \le i < j < |H|$ such that $H_i = a$ and $H_j = b$. That is, response action a precedes invocation action b in H. A history His said to be *linearizable* with respect to a sequential history S if there exists a history $H' \in complete(H)$ such that:

1.
$$\forall p \in ProcessIDs, H' \mid_p = S \mid_p$$

We can naturally extend this definition to a set of histories. Let Spec be a *sequential specification*, a prefix-closed set of complete sequential histories (that is, if s is a sequential history in Spec, then any prefix of s is also in Spec). Then, given a set of histories Impl, we say that Impl is linearizable with respect to Spec if for any history $H \in Impl$ there exists a history $S \in Spec$ such that H is linearizable with respect to S.

We say that a program Prog is linearizable with respect to a deterministic sequential specification Spec when $[Prog]_H$ is linearizable with respect to Spec.

5.2 Deterministic Sequential Specifications

In this paper, similarly to [9], we define deterministic sequential specifications. Given two sequential histories s_1 and s_2 , let maxprefix (s_1, s_2) denote the longest common prefix of the two histories s_1 and s_2 .

Definition 5.1 (Deterministic Sequential Specifications). A sequential specification Spec is deterministic, if for all $S_1, S_2 \in$ Spec, $S_1 \neq S_2$ and $\hat{S} = maxprefix(S_1, S_2)$, we have $\hat{S} = \epsilon$ or $kind(\hat{S}_{|\hat{S}|-1}) \neq invoke$.

That is, a specification is deterministic, if we cannot find two different histories whose longest common prefix ends with an in-

^{2.} $<_H \subseteq <_S$.

vocation. If we can find such a prefix, then that would mean that there was a point in the execution of the two histories S_1 and S_2 up to which they behaved identically, but after they both performed the same invocation, they produced different results (or one had no continuation).

5.3 Strongly Non-Commutative Operation

Next, we define the notion of a *strongly non-commutative* operation. This notion strengthens the traditional notion of noncommutative operations and weakens the notion of a non-idempotent operation.

Definition 5.2 (Strongly Non-Commutative Operation). Let Spec be a sequential specification of complete sequential histories. We say that an operation op_1 is strongly non-commutative in Spec if there exists an operation op_2 (possibly equal to op_1) such that:

- *1. base is a complete sequential history* \in *Spec.*
- 2. s_1 and s_4 are complete invocations of op_1 .
- *3.* s_2 and s_3 are complete invocations of op_2 .
- 4. $arg(inv(s_1)) = arg(inv(s_4)).$
- 5. $arg(inv(s_2)) = arg(inv(s_3)).$
- 6. base $\cdot s_1 \in Spec$.
- 7. base $\cdot s_2 \in Spec$.
- 8. base $\cdot s_1 \cdot s_3 \in Spec$.
- 9. base $\cdot s_2 \cdot s_4 \in Spec$.
- 10. $ret(resp(s_1)) \neq ret(resp(s_4))$.
- 11. $ret(resp(s_2)) \neq ret(resp(s_3)).$

In other words, the operation op_1 is strongly non-commutative if there is another operation op_2 and a history base in Spec such that we can distinguish whether op_1 is applied right after base or right after op_2 (which is applied after base). Similarly we can distinguish whether op_2 is applied right after base or right after op_1 (which is applied after base). Note that op_2 may be the same operation as op_1 .

We define op_1 as a strongly non-commutative unordered operation if in addition to the requirements in Definition 5.2, $proc(inv(s_1)) = proc(inv(s_4)), proc(inv(s_2)) = proc(inv(s_3))$ and $proc(inv(s_1)) \neq proc(inv(s_2))$.

Non-Idempotent Operation vs. Strong Non-Commutative Operation Note that if we select op_2 to be the same operation as op_1 then we reach a special case which amounts to *non-idempotent* operations. That is, given *base*, if we apply op_1 twice in a row, the second invocation will return a different result than the first. Consider again the Set specification in Fig. 1. The operation add is nonidempotent. As discussed in the example in Section 2, we can start with $S = \emptyset$ and say $base = \epsilon$. Then, if perform two add (5) in a row, each add (5) will return a different result. Non-idempotent operations are strongly non-commutative, but not vice versa.

Classic Non-Commutativity vs. Strong Non-Commutativity In the classic notion of non-commutativity (e.g. [45]), it is enough for one of the operations to not commute with the other, while here, it is required that both operations do not commute from the *same* prefix history. That is, if two operations do not commute, it does not mean that either of them is a strongly non-commutative, there exists another operation with which it does not commute (by definition). Consider again the Set specification in Fig. 1. Although add and contains do not commute, contains is not a strongly non-commutative operation. That is, add influences the result of contains, but contains does *not* influence the result of add.

Definition 5.3 (Strongly Non-Commutative Sequential Specification). We say that a sequential specification Spec is strongly noncommutative if there exists an operation which is strongly noncommutative in Spec.

5.4 RAW and AWAR Cannot be Eliminated

We begin with stating that if we perform a complete sequential operation from two equivalent states, then in both cases the operation will return the same results (i.e. the same history).

Lemma 5.4 (Equivalent Histories). Let π be a complete sequential execution of op by process p and let σ be a state such that $\sigma \stackrel{p}{\sim} first(\pi)$. Then, there exists a complete sequential execution qi of op, where $src(qi) = \sigma$ and $\pi \downarrow_{ir} = qi \downarrow_{ir}$.

This validity of this lemma follows directly from the fact that the transition relation is deterministic, that enabled transitions are taken, and that a process cannot access the local variables of another process.

In this work we focus on programs where the specification Spec can be determined by the sequential executions of the program.

Definition 5.5. Given a sequential specification Spec and a program Prog, we say that the program determines the specification when the sequential histories are the same as the specification Spec, that is, $[Prog]_{HS} = Spec$.

With minor exceptions, this property holds for all practical algorithms that we are aware of. From here on, we assume that all sequential specifications Spec are determined.

Next, we prove that if an operation is strongly non-commutative, then there must exist an execution of this operation that will write to global memory. The result is intuitive, as if the operation does not write to global memory, there will be no observable change to the state and hence the operation will not be non-commutative.

Lemma 5.6 (Global Write). Let op_1 be a strongly non-commutative unordered operation in a deterministic sequential specification Spec and let Prog be a linearizable implementation of Spec. Then, there exists a complete sequential execution π_a of op_1 in [Prog] by process $p \in$ ProcessIDs such that $t_w \in \pi_a$, where t_w performs a global write.

Proof. From the premise that op_1 is a strongly non-commutative unordered operation, it means that there exists an operation op_2 with the properties as described in Definition 5.2. Let π_a , π_b and π_c be the complete sequential executions in [Prog] such that $s_1 = \pi_a \mid_{ir}, s_2 = \pi_b \mid_{ir}$ and $s_3 = \pi_c \mid_{ir}$. The executions π_a, π_b and π_c are guaranteed to exist due to Definition 5.5. Let $p = proc(\pi_a)$ and $q = proc(\pi_b)$. As op_1 is unordered, we know that $p \neq q$.

Let us assume the execution π_a does not contain a transition that performs a global write. Then, $first(\pi_a) \stackrel{?}{\sim} last(\pi_a)$. However, by the premise we know that $last(\pi_a) = first(\pi_c)$ and hence $first(\pi_a) \stackrel{?}{\sim} first(\pi_c)$. Then, following Lemma 5.4, $\pi_b \mid_{ir} = \pi_c \mid_{ir}$. Hence, $s_2 = s_3$, which contradicts premise 11 in Definition 5.2. Therefore, there must exist a transition in π_a that performs a global write.

Next, we prove that RAW and AWAR cannot be avoided in a wide class of linearizable implementations.

Theorem 5.7 (RAW or AWAR in Linearizable Implementations). Let op_1 be a strongly non-commutative unordered operation in a deterministic sequential specification Spec and let Prog be a linearizable implementation of Spec. Then, there exists a complete sequential execution π_a of op_1 by process p in [Prog] such that:

- $RAW(\pi_a, p) = true, or$
- AWAR $(\pi_a, p) =$ true

Proof. From the premise that op_1 is a strongly non-commutative unordered operation, it means that there exists a history *base* and operation op_2 with the properties described in Definition 5.2. Let $\pi_{base}, \pi_a, \pi_b, \pi_c$ and π_d be the complete sequential executions in [Prog] such that $base = \pi_{base} \mid_{ir}, s_1 = \pi_a \mid_{ir}, s_2 = \pi_b \mid_{ir}, s_3 = \pi_c \mid_{ir}$ and $s_4 = \pi_d \mid_{ir}$. The executions $\pi_{base}, \pi_a, \pi_b, \pi_c, \pi_d$ are guaranteed to exist due to Definition 5.5. Let $p = proc(\pi_a)$ and $q = proc(\pi_b)$. As op_1 is unordered, we know that $p \neq q$.

Let us proceed by contradiction and assume the conclusion is false, i.e. $\text{RAW}(\pi_a, p) = false$ and $\text{AWAR}(\pi_a, p) = false$. By Lemma 5.6, we know there exists a write transition $t_w \in \pi_a$ that writes to global memory. Let $\pi_a = \pi_f \cdot \pi_w \cdot \pi_\ell$, where t_w is the first global write transition in π_a and π_w is the maximal atomic subsequence of t_w in π_a (if t_w does not belong to an atomic construct, then $\pi_w = t_w$). Since $\text{AWAR}(\pi_a, p) = false$ and t_w is the first global write transition in π_a , it follows that there can be no global read transitions in π_w that occur before t_w (otherwise we would contradict $\text{AWAR}(\pi_a, p) = false$). This means that t_w is the first global (read or write) transition in π_w .

From Definition 3.5, we know that in state $first(\pi_f)$ process p is outside an atomic section and from the fact that π_w is a maximal atomic subsequence we know that in state $last(\pi_f)$, p is also outside an atomic section. As π_f contains only transitions by process pwhich are not global writes, it follows that $first(\pi_f) \stackrel{q}{\sim} last(\pi_f)$. From the premise, we know that $first(\pi_b) = first(\pi_f)$. Therefore, we know that $first(\pi_b) \stackrel{q}{\sim} last(\pi_f)$. From the fact that a complete sequential execution π_b by process q exists, and from $first(\pi_b) \sim^q last(\pi_f)$, we know that process q can begin a q-solo execution of op_2 from $last(\pi_f)$ (transition relation requires q to execute a transition from $last(\pi_f)$). Then, as the transition relation is deterministic, inductively, we can build a complete sequential execution π'_b by process q, where after any transition t performed by process q, we know that $dst(t') \stackrel{q}{\sim} dst(t)$, where t' is the transition in π'_b residing at the same position as t resides in π_b . That is, π'_b mirrors the execution π_b and hence according to Lemma 5.4, $\pi'_b \mid_{ir} = \pi_b \mid_{ir}$. Transitively, $\pi'_b \mid_{ir} = s_2$.

As π'_b is a q-solo well-formed complete sequential execution, it follows that $enabled_{last(\pi'_b)} \mid_p = enabled_{last(\pi_f)} \mid_p$, that is, $enabled_{last(\pi'_b)} \mid_p = enabled_{first(\pi_w)} \mid_p$. Similarly, we can build the p-solo execution $\pi'_w \cdot \pi'_\ell$ such that $\pi'_w \cdot \pi'_\ell$ contains the same sequence of statements as $\pi_w \cdot \pi_\ell$. At any state in $\pi'_w \cdot \pi'_\ell$, p is enabled to perform a transition and since we assumed that RAW(π_a , p) and AWAR(π_a , p) are false, it implies that $\pi_w \cdot \pi_\ell$ and correspondingly $\pi'_w \cdot \pi'_\ell$ do not contain a read transition which reads a global location other than $mloc(t_w)$. As p overwrites in its first global write transition in π'_w the only location that it reads afterwards in $\pi'_w \cdot \pi'_\ell$, it follows that $\pi_w \cdot \pi_\ell$ and $\pi'_w \cdot \pi'_\ell$ are indistinguishable to p, and, thus the result of op_1 returned in $\pi'_w \cdot \pi'_\ell$ is the same as the result of op_1 in π_a . That is, in the execution $\pi_{conc} = \pi_f \cdot \pi'_b \cdot \pi'_w \cdot \pi'_\ell$ which we just showed exists in [Prog], $\pi_{conc} \mid_{op_1} = s_1$.

Given that the implementation is linearizable with respect to a deterministic sequential specification, we know that the only possible valid linearizations of the two overlapping operations in $\pi_{base} \cdot \pi_{conc}$ are: a) $base \cdot \pi_{conc} \mid_{op_1} \cdot \pi'_b \mid_{ir}$ or b) $base \cdot \pi'_b \mid_{ir} \cdot \pi_{conc} \mid_{op_1}$. Let us proceed by considering each of these two cases:

In case a) when the linearization is *base* $\cdot \pi_{conc} |_{op_1} \cdot \pi'_b |_{ir}$, because the specification is deterministic, it follows that $\pi_{conc} |_{op_a} = s_1$ and $\pi'_b |_{ir} = s_3$. However, we know that $\pi'_b |_{ir} = s_2$, which contradicts condition 11 in Definition 5.2.

In case b) when the linearization is $base \cdot \pi'_b \mid_{ir} \cdot \pi_{conc} \mid_{op_1}$, because the specification is deterministic, it follows that $\pi'_b \mid_{ir} = s_2$ and $\pi_{conc} \mid_{op_1} = s_4$. However, we know that $\pi_{conc} \mid_{op_1} = s_1$, which contradicts condition 10 in Definition 5.2.

Therefore, $RAW(\pi_a, p) = true$ or $AWAR(\pi_a, p) = true$.

6. Strongly Non-Commutative Objects

In this section we provide a few examples of well-known objects whose sequential specification is strongly non-commutative as defined in Definition 5.2

6.1 Stacks

Definition 6.1 (Stack Sequential Specification). A stack object S supports two operations: push and pop. The state of a stack is a sequence of items $S = \langle v_0, ..., v_k \rangle$. The stack is initially empty. The push and pop operations induce the following state transitions of the sequence $S = \langle v_0, ..., v_k \rangle$, with appropriate return values:

- $push(v_{new})$: changes S to be $\langle v_0, ..., v_k, v_{new} \rangle$ and returns response ack.
- pop(): if S is non-empty, changes S to be ⟨v₀,..., v_{k-1}⟩ and returns v_k. If S is empty, returns empty and S remains unchanged.

We let $Spec_s$ denote the sequential specification of a stack object as defined above.

Lemma 6.2 (Pop Strongly Non-Commutative). *The* pop *stack operation is strongly non-commutative.*

Proof. Let $base \in Spec_s$ be a complete history after which $S = \langle v \rangle$ for some v. Let p and q be two processes, let s_1 and s_4 be complete invocations of *pop* by p, and let s_2 and s_3 be complete invocations of *pop* by q. From Definition 6.1, $\{base \cdot s_1, base \cdot s_2, base \cdot s_1 \cdot s_3, base \cdot s_2 \cdot s_4\} \subset Spec_s, ret(s_1) = ret(s_2) = v$, and $ret(s_3) = ret(s_4) = empty$. The claim now follows from Definition 5.2.

It follows from Lemma 6.2 and Definition 5.3 that $Spec_s$ is strongly non-commutative. Also from Definition 5.2, *push* operations are not strongly non-commutative. Moreover, *pop* operations applied to an empty stack are not necessarily required to execute neither RAW nor AWAR.

6.2 Work Stealing

As we now prove, the (non-idempotent) work stealing object, discussed in section 2.2, is an example of an object for which two different operations are strongly non-commutative.

Definition 6.3 (Work Stealing Sequential Specification). A work stealing object WS supports 3 operations: put, take, and steal. The state of each process i is a sequence of items $Q_i = \langle v_0^i, ..., v_{k_i}^i \rangle$. All queues are initially empty. The put and take operations are performed by each process i on its local queue Q_i and induce on it the following state transitions, with appropriate return values:

- put(v_{new}): changes Q_i to be $\langle v_{new}, v_0^i, ..., v_{k_i}^i \rangle$ and returns response ack.
- take(): if Q_i is non-empty, it changes Q_i to be $\langle v_1^i, ..., v_{k_i}^i \rangle$ and returns v_0^i . If Q_i is empty, it returns empty and Q_i remains unchanged.

The steal operation is performed by each process i on some queue $Q_j = \langle v_0^j, ..., v_{k_j}^j \rangle$ for $j \neq i$. if Q_j is non-empty, it changes Q_j to be $\langle v_0^j, ..., v_{k_j-1}^i \rangle$ and returns $v_{k_j}^j$. If Q_j is empty, it returns empty and Q_j remains unchanged.

We let $Spec_{ws}$ denote the sequential specification of a work stealing object as defined above.

Lemma 6.4 (Take & Steal Strongly Non-Commutative). *The* take *and* steal *operations are strongly non-commutative*.

Proof. Let $base \in Spec_{ws}$ be a complete history after which $Q_j = \langle v \rangle$ for some value v and process j. Let $i \neq j$ be some process other than j, let s_1 and s_4 be complete invocations of *steal*

by process *i* on Q_j , and let s_2 and s_3 be complete invocations of *take* by process *i*. From Definition 6.3, { $base \cdot s_1, base \cdot s_2, base \cdot s_1 \cdot s_3, base \cdot s_2 \cdot s_4$ } \subset Specs, $ret(s_1) = ret(s_2) = v$, and $ret(s_3) = ret(s_4) = empty$. The claim now follows from Definition 5.2.

It follows from Lemma 6.4 and Definition 5.3 that $Spec_{ws}$ is strongly non-commutative. It is easily shown that *queues*, *hash-tables* and *sets* are strongly non-commutative. The proofs are essentially identical to the proofs of Lemmas 6.2 and 6.4 and are therefore omitted.

6.3 Compare-and-Swap (CAS)

We now prove that CAS is strongly non-commutative.

Definition 6.5 (Compare-and-swap Sequential Specification). A compare-and-swap object C supports a single operation called CAS and stores a scalar value over some domain \mathcal{V} . The operation CAS(exp,new), for exp, $new \in \mathcal{V}$, induces the following state transition of the compare-and-swap object. If C's value is exp, C's value is changed to new and the operation returns true; otherwise, C's value remains unchanged and the operation returns false. We let $Spec_{C}$ denote the sequential specification of a compare-and-swap object as defined above.

Lemma 6.6 (CAS Strongly Non-Commutative). The CAS operation is strongly non-commutative.

Proof. Let $base \in Spec_C$ be a complete history after which C's value is v, let i and j be two processes, let s_1 and s_4 be complete invocations of CAS(v,v') by process i, for some $v \neq v' \in \mathcal{V}$, and let s_2 and s_3 be complete invocations of CAS(v,v') by process j. From Definition 6.5, { $base \cdot s_1, base \cdot s_2, base \cdot s_1 \cdot s_3, base \cdot s_2 \cdot s_4$ } \subset $Spec_C, ret(s_1) = ret(s_2) = true$, and $ret(s_3) = ret(s_4) = false$. The claim now follows from Definition 5.2.

It follows from Lemma 6.6 and Definition 5.3 that $Spec_C$ is strongly non-commutative. It also follows from lemma 6.6 that any software implementation of CAS is required to use either AWAR or RAW. Proving a similar result for all non-trivial read-modifywrite operations (such as fetch-and-add, swap, test-and-set and load-link/store-conditional) is equally straightforward.

7. Related Work

Numerous papers present implementations of concurrent data structures, several of these are cited in Section 2. We refer the reader to Herlihy and Shavit's book [23] for many other examples.

Contemporary architectures often execute instructions issued by a single process in an out-of-order manner, and provide *fence* or barrier instructions to order the execution (cf. [1, 33]). There is a plethora of fence and barrier instructions (see [35]). For example, DEC Alpha provides two different fence instructions, a memory barrier (MB) and a write memory barrier (WMB). PowerPC provides a lightweight (lwsync) and a heavyweight (sync) memory ordering fence instructions, where sync is full fence, while lwsync giuarantees only RAR, WAR, and WAW ordering but not RAW. SPARC V9 RMO provides several flavors of fence instructions, through a MEMBAR instruction that can be customized (via four-bit encoding) to order a combination of previous read and write operations with respect to future read and write operations. Pentium 4 supports load fence (lfence), store fence (sfence) and memory fence (mfence) instructions. The mfence instruction can be used for implementing the RAW order.

Recently, there has been a renewed interest in formalizing memory models (cf. [40, 43, 44]), model checking [8], and verifying [42] programs that run on these models. Our result is complementary to this direction: it states that we may need to enforce certain order, i.e. RAW, regardless of what weak memory model is used. Further, our result can be used in tandem with program testing and verification: if RAW and AWAR is completely missing from a program that claims to satisfy certain specifications, then that program is certainly incorrect and there is no need to attempt to test it or verify it.

Kawash's PhD thesis [29] (also in papers [25, 26]) investigates the ability of *weak consistency* models to solve mutual exclusion, with only read and write operations. This work shows that many weak models (Coherence, Causal consistency, P-RAM, Weak Ordering, SPARC consistency and Java Consistency) cannot solve mutual exclusion. Processor consistency [18] can solve mutual exclusion, but it requires multi-write registers; for two processes, solving mutual exclusion requires at least three variables, one of which is multi-writer. In contrast, we show that particular orders of operations or certain atomicity constraints must be enforced, regardless of the memory model; moreover, our results apply beyond mutual exclusion and hold for a large class of important objects.

Boehm [7] studies when memory operations can be reordered with respect to PThread-style locks, and shows that it is not safe to move memory operations into a locked region by delaying them past a lock call. On the other hand, memory operations can be moved into such a region by advancing them to be before an unlock call. Boehm also provides detailed evaluation of the cost of using fences. However, Boehm's paper does not address the central subject of our paper, namely, the necessity that certain ordering patterns (RAW or AWAR) must be present *inside* the lock operations themselves.

Our proof technique employs the *covering* technique, originally used by Burns and Lynch [10] to prove a lower bound on the number of registers needed for solving mutual exclusion. This technique had many applications, both with read / write operations [4, 5, 13, 14, 28, 39], and with non-trivial atomic operations, such as compare&swap [15, 16]. Some steps of our proofs can be seen as a formalization of the arguments Lamport uses to derive a fast mutual exclusion algorithm [32].

8. Conclusion and Future Work

We presented an important result which states that it is impossible to build a wide range of concurrent algorithms that are both correct and do not use expensive synchronization. Our results have powerful implications for concurrent algorithm construction, hardware design, testing and verification. We focused on two common synchronization idioms: read-after-write (RAW) and atomic write after read (AWAR). We proved that mutual exclusion algorithms must contain either RAW or AWAR patterns in their entry sections. Similarly, we proved that linearizable implementations of strongly non-commutative operations must use RAW or AWAR. Finally, we proved that our result applies to many classic specifications such as stacks, sets, hash tables, queues, work-stealing structures and compare-and-swap operations. We believe that our result is practically useful as a guideline for algorithm writers and further, suggests targeted improvements in hardware design: in particular, optimizing the cost of store-load fences and compare-and-swap operations.

An interesting direction for future work is strengthening our result by considering not only a read after a write (or a write after a read), but also longer sequences of reads and writes. Another interesting direction is formulating a useful class of operations for which we do not need to use RAW and AWAR.

References

- S.V. Adve and K. Gharachorloo. Shared memory consistency models: A tutorial. *IEEE Computer*, 29(12):66–76, 1996.
- [2] Thomas E. Anderson. The performance of spin lock alternatives for shared-money multiprocessors. *IEEE Trans. Parallel Distrib. Syst.*, 1(1):6–16, 1990.
- [3] Nimar S. Arora, Robert D. Blumofe, and C. Greg Plaxton. Thread scheduling for multiprogrammed multiprocessors. In *Proceedings* of the Tenth Annual ACM Symposium on Parallel Algorithms and Architectures, SPAA, pages 119–129, June 1998.
- [4] H. Attiya, F.E. Fich, and Y. Kaplan. Lower bounds for adaptive collect and related objects. In *Proceedings of the Twenty-Third Annual ACM Symposium on Principles of Distributed Computing, PODC*, pages 60–69, 2004.
- [5] Hagit Attiya, Alla Gorbach, and Shlomo Moran. Computing in totally anonymous asynchronous shared memory systems. *Information and Computation*, 173(2):162–183, March 2002.
- [6] Yoah Bar-David and Gadi Taubenfeld. Automatic discovery of mutual exclusion algorithms. In *Proceedings of the 17th International Conference on Distributed Computing, DISC*, pages 136–150, 2003.
- [7] Hans-J. Boehm. Reordering constraints for pthread-style locks. In Proceedings of the Twevelth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP, pages 173–182, 2007.
- [8] Sebastian Burckhardt, Rajeev Alur, and Milo M. K. Martin. Checkfence: checking consistency of concurrent data types on relaxed memory models. In *PLDI*, pages 12–21, 2007.
- [9] Sebastian Burckhardt, Chris Dern, Madanlal Musuvathi, and Roy Tan. Line-up: a complete and automatic linearizability checker. In *PLDI* '10: Proceedings of the 2010 ACM SIGPLAN conference on Programming language design and implementation, pages 330–340, New York, NY, USA, 2010. ACM.
- [10] James Burns and Nancy Lynch. Bounds on shared memory for mutual exclusion. *Information and Computation*, 107(2):171–184, December 1993.
- [11] David Chase and Yossi Lev. Dynamic circular work-stealing deque. In Proceedings of the Seventeenth Annual ACM Symposium on Parallelism in Algorithms and Architectures, SPAA, pages 21–28, July 2005.
- [12] Edsger W. Dijkstra. Solution of a problem in concurrent programming control. *Commun. ACM*, 8(9):569, 1965.
- [13] F. Ellen, P. Fatourou, and E. Ruppert. Time lower bounds for implementations of multi-writer snapshots. *Journal of the ACM*, 54(6):30, 2007.
- [14] Faith Fich, Maurice Herlihy, and Nir Shavit. On the space complexity of randomized synchronization. *Journal of the ACM*, 45(5):843–862, September 1998.
- [15] F.E. Fich, D. Hendler, and N. Shavit. Linear lower bounds on realworld implementations of concurrent objects. In *FOCS*, 2005.
- [16] F.E. Fich, D. Hendler, and N. Shavit. On the inherent weakness of conditional primitives. *Distributed Computing*, 18(4):267–277, 2006.
- [17] Matteo Frigo, Charles E. Leiserson, and Keith H. Randall. The implementation of the cilk-5 multithreaded language. In *Proceedings of the ACM SIGPLAN 1998 Conference on Programming Language Design and Implementation, PLDI*, pages 212–223, June 1998.
- [18] J.R. Goodman. Cache consistency and sequential consistency. Technical report, 1989. Technical report 61.
- [19] Gary Graunke and Shreekant S. Thakkar. Synchronization algorithms for shared-memory multiprocessors. *IEEE Computer*, 23(6):60–69, 1990.
- [20] Danny Hendler, Yossi Lev, Mark Moir, and Nir Shavit. A dynamicsized nonblocking work stealing deque. *Distributed Computing*, 18(3):189–207, 2006.
- [21] Danny Hendler and Nir Shavit. Non-blocking steal-half work queues. In Proceedings of the Twenty-First Annual ACM Symposium on Principles of Distributed Computing, PODC, pages 280–289, July 2002.

- [22] Maurice Herlihy. Wait-free synchronization. ACM Trans. Program. Lang. Syst., 13(1):124–149, 1991.
- [23] Maurice Herlihy and Nir Shavit. The art of multiprocessor programming. Morgan Kaufmann, 2008.
- [24] Maurice P. Herlihy and Jeannette M. Wing. Linearizability: a correctness condition for concurrent objects. ACM Trans. Program. Lang. Syst., 12(3):463–492, 1990.
- [25] Lisa Higham and Jalal Kawash. Java: Memory consistency and process coordination. In *DISC*, pages 201–215, 1998.
- [26] Lisa Higham and Jalal Kawash. Bounds for mutual exclusion with only processor consistency. In *DISC*, pages 44–58, 2000.
- [27] IBM System/370 Extended Architecture, Principles of Operation, 1983. Publication No. SA22-7085.
- [28] Prasad Jayanti, King Tan, and Sam Toueg. Time and space lower bounds for nonblocking implementations. SIAM Journal on Computing, 30(2):438–456, 2000.
- [29] Jalal Kawash. Limitations and Capabilities of Weak Memory Consistency Systems. PhD thesis, University of Calgary, January 2000.
- [30] Leslie Lamport. Specifying concurrent program modules. ACM Trans. Program. Lang. Syst., 5(2):190–222, April 1983.
- [31] Leslie Lamport. The mutual exclusion problem: part II statement and solutions. J. ACM, 33(2):327–348, 1986.
- [32] Leslie Lamport. A fast mutual exclusion algorithm. ACM Trans. Comput. Syst., 5(1):1–11, 1987.
- [33] Jaejin Lee. Compilation Techniques for Explicitly Parallel Programs. PhD thesis, Department of Computer Science, University of Illinois at Urbana-Champaign, 1999.
- [34] Victor Luchangco, Mark Moir, and Nir Shavit. On the uncontended complexity of consensus. In *Proceedings of the 17th International Conference on Distributed Computing, DISC*, pages 45–59, October 2003.
- [35] Paul E. McKenney. Memory barriers: a hardware view for software hackers. Linux Technology Center, IBM Beaverton, June 2010.
- [36] John M. Mellor-Crummey and Michael L. Scott. Algorithms for scalable synchronization on shared-memory multiprocessors. ACM Trans. Comput. Syst., 9(1):21–65, 1991.
- [37] Maged M. Michael and Michael L. Scott. Simple, fast, and practical non-blocking and blocking concurrent queue algorithms. In *Proceed*ings of the Fifteenth Annual ACM Symposium on Principles of Distributed Computing, PODC, pages 267–275, May 1996.
- [38] Maged M. Michael, Martin T. Vechev, and Vijay Saraswat. Idempotent work stealing. In Proceedings of the Fourteenth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP, pages 45–54, February 2009.
- [39] Shlomo Moran, Gadi Taubenfeld, and Irit Yadin. Concurrent counting. Journal of Computer and System Sciences, 53(1):61–78, August 1996.
- [40] Scott Owens, Susmit Sarkar, and Peter Sewell. A better x86 memory model: x86-tso. In *TPHOLs*, pages 391–407, 2009.
- [41] Gary L. Peterson. Myths about the mutual exclusion problem. Inf. Process. Lett., 12(3):115–116, 1981.
- [42] Tom Ridge. A rely-guarantee proof system for x86-tso assembly code programs. In Verified Software: Theories, Tools and Experiments, 2010.
- [43] Vijay A. Saraswat, Radha Jagadeesan, Maged M. Michael, and Christoph von Praun. A theory of memory models. In *Proceedings* of the 12th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP, pages 161–172, March 2007.
- [44] Susmit Sarkar, Peter Sewell, Francesco Zappa Nardelli, Scott Owens, Tom Ridge, Thomas Braibant, Magnus O. Myreen, and Jade Alglave. The semantics of x86-cc multiprocessor machine code. In *POPL*, pages 379–391, 2009.
- [45] William E. Weihl. Commutativity-based concurrency control for abstract data types. *IEEE Trans. Computers*, 37(12):1488–1505, 1988.