

Institut Mines-Telecom

# Digital CMOS Low Power Design

Chadi Jabbour

SE208 Electronics for embedded systems



Why low power in embedded systems?

Power consumption in CMOS, what is it?

Reducing Dynamic power

Reducing static and leakage power

Conclusion and methodology



#### Why low power in embedded systems?

Power consumption in CMOS, what is it?

Reducing Dynamic power


Reducing static and leakage power

Conclusion and methodology

3/39 June 2016


Digital CMOS Low Power Design

Why low power-1



Battery life is not evolving as fast as silicon technologies!!!

# Why low power-2



5/39 June 2016

Digital CMOS Low Power Design





Power results in Heat  $\Longrightarrow$  we need cooling  $\Longrightarrow$  more power



Why low power in embedded systems?

Power consumption in CMOS, what is it?

Reducing Dynamic power


Reducing static and leakage power

Conclusion and methodology


7/39 June 2016

Digital CMOS Low Power Design

**Example** 









8/39	June 2016	Digital CMOS Low Power Design






#### **CMOS Transistors state - reminder NMOS**




 $V_{th}$ : Threshold Voltage - - - W : transistor width - - - L transistor length  $I_{D0}$ ,  $K_1$  and  $K_2$  are constants that depend on the technology and the transistor type

Digital CMOS Low Power Design

#### **CMOS** Transistors state - reminder PMOS




The behavior of a PMOS is similar to an NMOS except that  $V_{GS}$ ,  $V_{DS}$  &  $V_{th} < 0$  $I_{D0}$ ,  $V_{th}$ ,  $K_1$  and  $K_2$  are not equal for PMOS and NMOS Leakage Current



11/39 June 2016

Digital CMOS Low Power Design

Power consumption calculation




1-Assuming  $\textit{Roff} \infty,$  what is the energy needed to charge CL to VDD?

2-If *Vin* is a signal of frequency *freq* and a probability of toggling  $\alpha$ , what will be the power consumption of our circuit?




$$P = \underbrace{\frac{1}{2} \cdot \alpha \cdot CL \cdot freq \cdot VDD^{2}}_{Dynamic \ Power} + \underbrace{\underbrace{I_{leak} \cdot VDD}_{Leakage \ Power}}_{Leakage \ Power}$$

 $\alpha$  is the activity or the probability to have a toggle in the gate CL is the load freq is the operation frequency VDD is the power supply  $I_{leak}$  is the leakage current





CL = Transistor capacitances + Interconnect capacitances




15/39 June 2016

Digital CMOS Low Power Design

How to reduce CL

CL = Transistor capacitances + Interconnect capacitances





CL = Transistor capacitances + Interconnect capacitances

- The transistor capacitances are proportional to W.L of the connected transistors
- The interconnect capacitances depend on the length and width of the wire.

15/39 June 2016

Digital CMOS Low Power Design

# How to reduce CL

*CL* = Transistor capacitances + Interconnect capacitances

- The transistor capacitances are proportional to W.L of the connected transistors
- The interconnect capacitances depend on the length and width of the wire.

Hence, reducing *CL* can be done by using a smaller technology node (65 nm instead 130 nm, or 28 nm instead of 90 nm) but smaller technologies are:

- More expensive
- ▶ (often) more leaky

# **How to reduce** $\alpha$ -encoding

Encoding consists in changing the representation of the information in a manner that reduces the average number of transitions. *Example: Grey Encoding* 

Binary		Gray-code	
State	No. of toggles	State	No. of toggles
000	-	000	-
001	1	001	1
010	2	011	1
011	1	010	1
100	3	110	1
101	1	111	1
110	2	101	1
111	1	100	1
000	3	000	1
Av. Transitions/clock = 1.75		Av. Tran	sitions/clock = 1

16/39 June 2016

Digital CMOS Low Power Design


#### How to reduce $\alpha$ -encoding

#### Example 2: Canonical Signed Digit (CSD) $101001111111 \Rightarrow 101000000(-1)$


number	2's complement	CSD
3	011	$10\overline{1}$
2	011	010
1	001	001
0	000	000
-1	111	$00\overline{1}$
-2	110	010
-3	101	101
-4	100	100

# 33% of non zero bits for CSD with respect to 50% for classical encoding


## How to reduce $\alpha\text{-}\mathsf{Clock}$ Gating



How to reduce  $\alpha$ -Clock Gating Application




#### **How to reduce** $\alpha$ -Glitches



20/39 June 2016


Digital CMOS Low Power Design

### How to reduce $\alpha$ -Reducing Glitches




(a) Glitch at the output of one NAND gate

- b) A bad design does not necessarily lead to glitches
- c) Delay balancing can be very efficient to remove glitches but requires additional hardware




(b) Glitch elimination by hazard filtering



(c) Glitch elimination by path delay balancing

### How to reduce $\alpha\text{-}$ Glitches Tree vs Chain



Uneven arrival times of input signals of gates due to unbalanced delay paths Solution: balancing delay paths!

```
22/39 June 2016
```

Digital CMOS Low Power Design

### Reduce VDD - Impact


Reducing *VDD* has an impact of the delay of the gates

delay 
$$\propto rac{VDD}{(VDD-V_{th})^K}$$


- K is a variable that depends on many parameters such as the technology, VDD, V<sub>th</sub>.
- ▶ Its value is typically between 1.5 and 2.

Reducing VDD increases the delay and therefore the systems should be adapted to keep the same performance

# Reduce VDD - Impact




# Reduce VDD - Impact



24/39 June 2016

Digital CMOS Low Power Design

# How to reduce VDD - pipelining




Pipelining allows to reduce the length of the critical path and thus to reduce VDD

But it increases the delay between the input and the output and it requires additional material (Flip-Flops)

```
25/39 June 2016 Digital CMOS Low Power Design
```


# How to reduce the VDD-Parallelizing



Parallelism allows to reduce the frequency per channel/path thus to reduce  $\mathsf{VDD}$ 

The circuit is duplicated  $\implies$  higher area, higher leakage (Maybe)

### Multiple and Dynamic VDD



Using multiple and Dynamic VDD reduces the power consumption It increases the complexity of the power generation block

27/39 June 2016	Digital CMOS Low Power Design
-----------------	-------------------------------



Why low power in embedded systems?


Power consumption in CMOS, what is it?

Reducing Dynamic power

Reducing static and leakage power

Conclusion and methodology


### How to reduce $I_{leak}$ - Use wider transitor



The higher the L, the lower the leakage current but the slower the transistors




# How to reduce *I*<sub>leak</sub> - Change Threshold Voltage




30/39 June 2016






# How to reduce *I*<sub>leak</sub> - Change Threshold Voltage



The higher the Vth, the lower the leakage current but the slower the transistors

# How to reduce *I*<sub>leak</sub> - Multiple Threshold



**How to reduce** *I*<sub>*leak*</sub> - Multiple Threshold


	High- V <sub>TH</sub> Only	Low- V <sub>TH</sub> Only	Dual-V <sub>TH</sub>
Total Slack	–53 ps	0 ps	0 ps
Dynamic Power	3.2 mW	3.3 mW	3.2 mW
Static Power	914 nW	3873 nW	1519 nW

All designs synthesized automatically using Synopsys Flows

[Courtesy: Synopsys, Toshiba, 2004]

# Fais dodo?

For low speed applications such as sensors, the system can be sent to sleep (Nap/Doze) to minimize leakage:




Power gating can be done either on VDD or the ground

VSS


The switch is implemented using a high V<sub>th</sub> transistor with a high length in order to reduce the leakage

VSS

### How to reduce *I*<sub>leak</sub> - Supply voltage Ramping









Why low power in embedded systems?

Power consumption in CMOS, what is it?

Reducing Dynamic power

Reducing static and leakage power

#### Conclusion and methodology

36/39 June 2016

Digital CMOS Low Power Design



- Minimizing power consumption is very important in embedded systems in order to
  - Save energy and ecological reasons
  - Reduce cost of changing or charging batteries difficult to access (Human body, satellites, agriculture, ...)
  - Avoiding heating the system
- Dynamic Power consumption can be minimized by:
  - Capacitor: Smaller technologies, better layout, slower speed
  - ► ∖ Activity: Clock Gating, glitches suppression, encoding, ...
  - $\blacktriangleright$  Vdd (dynamic): Pipelining and parallelism, ...
- Static or leakage power consumption can be minimized by:
  - $\searrow I_{leak}$ : Multiple  $V_{th}$ , use lower VDD, ...
  - ▶ ∖ VDD (static): Power gating, Supply voltage ramping, ...

#### References

	A. P. Chandrakasan <i>et al.</i> , "Low-power cmos digital design," <i>IEEE JSSC</i> , vol. 27, no. 4, pp. 473–484, Apr 1992.	
	J. T. Kao <i>et al.</i> , "A 175-mv multiply-accumulate unit using an adaptive supply voltage and body bias architecture," <i>IEEE Journal of Solid-State Circuits</i> , vol. 37, no. 11, pp. 1545–1554, Nov 2002.	
	K. Roy <i>et al.</i> , "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits," <i>Proceedings of the IEEE</i> , vol. 91, no. 2, pp. 305–327, Feb 2003.	
	J. Rabaey, Low Power Design Essentials. Springer, 2009.	
	P. Ranjan <i>et al., Power-efficient System Design</i> . Boston, MA: Springer US, 2010, ch. Basic Low Power Digital Design, pp. 11–39.	
	M. Slimani, "Low energy design of digital circuits," Ph.D. dissertation, Telecom Paristech, 2012.	
	M. Alioto, "Ultra-Low Power VLSI Circuit Design Demystified and Explained: A Tutorial," <i>IEEE TCAS I</i> , vol. 59, no. 1, pp. 3–29, Jan 2012.	
	T. Austin, "On the rules of low power design," 2013. [Online]. Available: https://www.youtube.com/watch?v=jpkiFRRX1g8	
	A. Pal, "Low power vlsi circuits and systems," 2015. [Online]. Available: https://www.youtube.com/watch?v=bKhs2Wv3Kb4	
June 2	016 Digital CMOS Low Power Design	

# Methodology - Design example: Decimation filter

- Application level :
  - Is there anyway to relax my specifications?
  - Should my system be ON all the time?
  - ► ...
- Architecture and system level :
  - What is the best architecture for my system?
  - Should i do the decimation in 1 step, 2 steps ...?
  - How many coefficients for each of my filters?
  - On how many bits should i code my coefficients?
  - Should i use any type of encoding?
  - ► ...
- Gate and circuit level :
  - Technology, gate sizing
  - Pipelining, parallelism
  - Multiple  $V_{th}$ , Lower VDD, multiple VDD
  - Design custom gates to improve power
  - ► ...

38/39