



Institut Mines-Telecom
Telecom ParisTech
CNRS/LTCI
Sophia Antipolis, France

TTool/DIPLODOCUS: a UML Model-Driven Environment for Embedded Systems-on-Chip Design

*Andrea Enrici
Ludovic Apvrille
Renaud Pacalet*

MODELS 2014 Demonstration session



Research context: embedded Systems on Chip (SoCs)

- ▶ **Embedded system** = information processing systems embedded into a larger product, normally not directly perceivable by users



Research context: embedded Systems on Chip (SoCs)

- ▶ **Embedded system** = information processing systems embedded into a larger product, normally not directly perceivable by users
- ▶ **System on Chip** = software and hardware components working together to perform a predefined set of functions



Research context: embedded Systems on Chip (SoCs)

- ▶ **Embedded system** = information processing systems embedded into a larger product, normally not directly perceivable by users
- ▶ **System on Chip** = software and hardware components working together to perform a predefined set of functions
- ▶ **We focus on:**
 - ▶ **data-dominated embedded systems** (e.g., signal, video processing)



Our Design Challenge


Hardware/software partitioning: decide if a functionality should be implemented in hardware or in software or both

- ▶ **Design Space Exploration is the solution!**



Design Space Exploration (DSE)

Design Space Exploration = analyzing different implementations, that are functionally equivalent, in order to find an optimal solution according to given performance criteria (e.g., costs, area, power consumption)



- ▶ **Embedded hardware has undergone a tremendous change:**

- ▶ from single processor architectures ...
- ▶ ... to on-chip cloud computers with tens or hundreds of cores



▶ **Embedded hardware has undergone a tremendous change:**

- ▶ from single processor architectures ...
- ▶ ... to on-chip cloud computers with tens or hundreds of cores



▶ **so has done embedded software:**

- ▶ from simple routines within control loops ...
- ▶ ... to applications with video conferencing and voice recognition



▶ **Embedded hardware has undergone a tremendous change:**

- ▶ from single processor architectures ...
- ▶ ... to on-chip cloud computers with tens or hundreds of cores



▶ **so has done embedded software:**

- ▶ from simple routines within control loops ...
- ▶ ... to applications with video conferencing and voice recognition



▶ **It is now impossible to design new products from scratch!**

A toolkit named TTool (say "tea-tool")



TTool

*An open source toolkit
provided by*



- ▶ **UML/SysML diagrams to model an embedded system's** functionality, communication services and architecture




- ▶ **UML/SysML diagrams to model an embedded system's** functionality, communication services and architecture
- ▶ **Simulate and verify formally** the system's models **at the push of a button**



- ▶ **UML/SysML diagrams to model an embedded system's** functionality, communication services and architecture
- ▶ **Simulate and verify formally** the system's models **at the push of a button**
- ▶ **No need to be an expert** in modeling, simulation or formal verification



- ▶ **UML/SysML diagrams to model an embedded system's** functionality, communication services and architecture
- ▶ **Simulate and verify formally** the system's models **at the push of a button**
- ▶ **No need to be an expert** in modeling, simulation or formal verification
- ▶ **Let's model** a signal processing algorithm running on an embedded System-on-Chip!



High-level models ... what for?



- ▶ **Increase simulation speed**
 - ▶ the more models contain details, the longer are the simulation and verification

High-level models ... what for?



- ▶ **Increase simulation speed**

- ▶ the more models contain details, the longer are the simulation and verification

- ▶ **Reduce design and testing effort**

- ▶ the earlier the bugs are found, the less it costs to fix them

High-level models ... what for?




- ▶ **Increase simulation speed**
 - ▶ the more models contain details, the longer are the simulation and verification
- ▶ **Reduce design and testing effort**
 - ▶ the earlier the bugs are found, the less it costs to fix them
- ▶ **Increase portability**
 - ▶ save time and money by re-adapting models for next projects




The Ψ -chart design methodology


The Ψ -chart design methodology




The Ψ -chart design methodology




The Ψ -chart design methodology



The Ψ -chart design methodology



The Ψ -chart design methodology






Let's model with TTool/DIPLODOCUS!


Let's model a signal processing algorithm that runs on an embedded System-on-Chip!

Let's model with TTool/DIPLODOCUS!




Diagrams are drawn by dragging and dropping the modeling assets from the toolbars


Application modeling




Application modeling




Application modeling




Application modeling



Application modeling




Application modeling



Application modeling


The **behavior of each task** is described by a **state machine**



an **event** is sent


Open an existing TURTLE modeling

Application modeling



Application modeling

The **behavior of each task** is described by a **state machine**




write a sample to a channel

Open an existing TURTLE modeling

Application modeling

The **behavior of each task** is described by a **state machine**

loop




Open an existing TURTLE modeling

Application modeling

The **behavior of each task** is described by a **state machine**


select between multiple execution paths



Open an existing TURTLE modeling

Application modeling


The **behavior of each task** is described by a **state machine**



Application modeling

The **behavior of each task** is described by a **state machine**

wait for an event




Open an existing TURTLE modeling

Application modeling

The **behavior of each task** is described by a **state machine**

retrieve a sample from a channel



Open an existing TURTLE modeling

Application modeling

TTool: unsaved project

File Edit V&V Code Generation View Tool Help

100%

DIPLODOCUS_C Design

TML Component Task Diagram

The TTool/DIPLODOCUS abstraction principles:

1) only the amount of data exchanged between tasks is modeled. Data-dependent decisions are expressed by non-deterministic and static operators

```
graph TD
    Start(( )) --> SendEvent[SendEvent()]
    SendEvent --> SpawnTask[SpawnTask()]
    SpawnTask --> Choice{ }
    Choice -- "[guard_1 == true]" --> Wait4Evt1[Wait4Evt1()]
    Choice -- "[guard_2 == true]" --> Wait4Evt2[Wait4Evt2()]
    Wait4Evt1 --> ReceiveSample[ReceiveSample()]
    Wait4Evt2 --> SamplesToProcess[SamplesToProcess]
```

Open an existing TURTLE modeling

Application modeling

TTool: unsaved project

File Edit V&V Code Generation View Tool Help

100%

DIPLODOCUS_C Design

TML Component Task Diagram


The TTool/DIPLODOCUS abstraction principles:

2) algorithms are described using abstract cost operators. The complexity of computations is taken into account without having to actually execute them


```
graph TD
    Start(( )) --> Evt1[evt SendEvent()]
    Evt1 --> Req1[req SpawnTask()]
    Req1 --> G1{[guard_1 == true]}
    Req1 --> G2{[guard_2 == true]}
    G1 --> Evt2[evt Wait4Evt1()]
    G2 --> Evt3[evt Wait4Evt2()]
    Evt2 --> Ch1[cht ReceiveSample(1)]
    Evt3 --> STP[SamplesToProcess]
    Ch1 --> End1(( ))
    STP --> End2(( ))
```

Open an existing TURTLE modeling


Architecture modeling




Architecture modeling




Architecture modeling



Architecture modeling



Architecture modeling



Architecture modeling

Each component is characterized by a set of performance parameters

The screenshot displays the TTool software interface. The main window shows a system architecture diagram with the following components and connections:

- Component 1:** <<CPURR>> FEP (light blue box)
- Component 2:** <<MEMORY>> FEP_MSS (green box)
- Component 3:** <<BUS-RR>> FEP_Bus (tan box)
- Component 4:** <<MEMORY>> main (green box)
- Component 5:** <<BUS-RR>> CROSS (tan box)
- Component 6:** <<BRIDGE>> Bridge0 (tan box)
- Component 7:** <<BUS-RR>> mainBus (tan box)

Connections: FEP and FEP_MSS are connected to FEP_Bus. FEP_Bus is connected to CROSS. CROSS is connected to Bridge0. Bridge0 is connected to mainBus. mainBus is connected to main.

The 'Setting CPU attributes' dialog box is open, showing the following configuration:


| Attribute | Value |
|-------------------------------------|-------------|
| CPU name: | LEON |
| Scheduling policy: | Round Robin |
| Slice time (in microseconds): | 10000 |
| Nb of cores: | 1 |
| Data size (in byte): | 4 |
| Pipeline size (in byte): | 5 |
| Task switching time (in cycle): | 20 |
| Mis-branching prediction (in %): | 2 |
| Cache-miss (in %): | 5 |
| Go idle time (in cycle): | 10 |
| Max consecutive cycles before i...: | 10 |
| EXECl execution time (in cycle): | 1 |
| EXECC execution time (in cycle): | 1 |
| Clock ratio: | 1 |

Buttons: Save and Close, Cancel

Footer text: Open an existing TURTLE modeling


Communication modeling

Dedicated models (Communication Patterns) capture the communication services offered by embedded systems' interconnects




Sequence Diagrams model message exchanges among generic resources that will be mapped onto the architecture

Communication modeling




Mapping



Open an existing TURTLE modeling

Mapping



Functional Simulation

TTool: unsaved project

File Edit V&V Code Generation View Tool Help

100%

DIPLODOCUS_C Design

TML Component Task Diagram

Simulation is started at the push of a button

Open an existing TURTLE modeling

Functional Simulation

TTool: /home/enrici/TURTLE/modeling/SmartCardProtocol.xml

File Edit V&V Code Generation View Tool Help

100%

Y DIPLODOCUS_Methodology AppC Mapping1 Mapping2

TML Component Task Diagram InterfaceDevice Timer TCPIP Application SmartCard

Interactive simulation

Connect to simulator Terminate simulation and quit Quit simulation window

Commands

Save / restore state Benchmarks Formal verification

Control Text commands Set variables Save trace

Command parameter: 1

CPUs and HwA: HW2 (3)

Busse: Bus0 (2)

Memories: Memory0 (1)

Tasks: AppC_Application (25)

Channels: AppC_fromAtoT (41)

Simulation information

Memories Bus

Tasks variables CPUs/HwA

Options Breakpoints Tasks

Generate info in Latex format

Print messages received from server

Animate UML diagrams

Show DIPLO IDs on UML diagrams

Show transaction progression on UML diagram...

Automatically open active task diagram

Automatically update information (task, CPU,...

Status: Unknown Time: Unknown

Autosave done in /home/enrici/TURTLE/modeling

The simulator GUI allows to easily explore and debug a design while animating the diagrams

Formal Verification

TTool: unnamed project

File Edit V&V Code Generation View Tool Help

100%

AppC Mapping1 Mapping2

TML Component Task Diagram InterfaceDevice Timer TCP/IP Application SmartCard

TTTool: unnamed project
AppC(DIPLODOCUS Comp...
Mapping1 (DIPLODOCUS N...
Mapping2 (DIPLODOCUS N...
Validation
Search result

evt reset()

evt answerToReset()

pts()

for(i=0;i<nbcOfC...

chl fromOtoSC(1)

evt data_Ready()

evt >data_Ready_SC()

[x==0] []

[x>0]

chl fromSCtoD(1)

The formal static analysis allows to prove certain properties. For example, check the reachability and liveness of a given operator

Add a static for loop to the currently opened TML activity diagram

Formal Verification

The screenshot shows the TTool software interface. The main window displays a TML Component Task Diagram with several components and their interactions. A red circle highlights the 'Formal Verification' icon in the top toolbar. A dialog box titled 'Formal verification with UPPAAL' is open on the right side of the screen. The dialog contains the following options:

- Verify with UPPAAL: options
 - Search for absence of deadend situations
 - Reachability of selected states
 - Liveness of selected states
 - Custom verification
- Custom formulae =
- Generate simulation trace
- Show verification details

Select options and then, click on 'start' to start generation
Session id on launcher=1
Sending UPPAAL specification data

Reachability of: send event/AppC_data Ready/AppC_data

Model-checking properties are verified with UPPAAL and the formal semantics of LOTOS, at the push of a button

Buttons at the bottom of the dialog: Start, Stop, Clo..., Del


At the bottom of the TTool window, there is a status bar that reads: 'Add a static for loop to the currently opened TML activity diagram'

Debugging facilities


- ▶ Debugging and design exploration facilities are available from simulation and verification:

- ▶ Gantt charts
- ▶ execution waveforms
- ▶ reachability graphs

Scheduling for device: Bus1



Scheduling for device: Bus2



An environment for the design of Systems-on-Chip:

- ▶ easy and rapid to deploy, open source

An environment for the design of Systems-on-Chip:

- ▶ easy and rapid to deploy, open source
- ▶ used by industrial and academic partners ...
 - ▶ Texas Instruments
 - ▶ Freescale
 - ▶ ISAE (Toulouse, France)



An environment for the design of Systems-on-Chip:

- ▶ easy and rapid to deploy, open source
- ▶ used by industrial and academic partners ...
 - ▶ Texas Instruments
 - ▶ Freescale
 - ▶ ISAE (Toulouse, France)
- ▶ ... and projects
 - ▶ EVITA (automotive embedded systems)
 - ▶ Embb (Software-Defined Radio)



Integrate **model transformations**:

- ▶ **into a code generation environment** to produce the application control code

Integrate **model transformations**:

- ▶ **into a code generation environment** to produce the application control code
- ▶ **into a run-time environment** for application scheduling and memory management

Do you want to now more?

Visit TTool's website:

- ▶ <http://ttool.telecom-paristech.fr/>

Contact us:

- ▶ andrea.enrici@telecom-paristech.fr
- ▶ ludovic.apvrille@telecom-paristech.fr
- ▶ renaud.pacalet@telecom-paristech.fr

