





Ludovic Apvrille, Bastien Sultan, Oana Hotescu, Pierre de Saqui-Sannes, and Sophie Coudert

Modelsward'2023, Lisbon



### Context



### Two new trends in MDE: agility, digital twins

#### Agile / incremental development

- +: Expected to improve system reliability
- +: It helps handling complexity
- -: Improving models can be cumbersome
- -: Full system verification must be done again after each improvement

#### Digital twin

- +: Used for handling problems occurring in systems in exploitation (e.g., an attack)
  - The twin helps handle complexity by reasoning on an abstract view of the system
- -: Improving model can be cumbersome
- -: Full system verification must be done again after each system modification





# **Usual Verification After System Update**





D IP PARIS

# **Towards Incremental Verification**

Our idea: reusing previous proof results after system update





15 8 6 🦯

### **Our Proposal**



#### Incremental verification

- Applied to reachability properties given in CTL
- Automated
- Verification reuses verification results obtained before system update

#### Application to design performed with SysML models

- Block diagrams
- State machine diagrams
- Updates on model are called mutations



### **Related Work**



#### Formal verification of SysML models

- SysML → formal specification
- Petri nets, NuSMV, Timed automata (UPPAAL), RT-LOTOS, ...
- E.g, [Delatour et al. 1998; Szmuc 2018; Huang et al. 2019; Rahim et al. 2020]

# Incremental verification

- Compositional verification [Xie et al., 2022]
- Correct-byconstruction
  [Bougacha et al., 2022]

#### Model mutation

- Investigating specification change [Aichernig et al., 2013]
- Understanding impact of attacks on systems [Sultan et al., 2017]





🐼 IP PARIS

15 8 8 🚧

SUPAERO

### **Contribution Overview**





I S a e 🚈

SUPAERO

### **Models and Tools**





D IP PARIS

# **Mutations: Definition and Notation**



Incremental verification currently supports only additions to models



#### Block diagrams

1

- Adding a block
  - $\mathcal{M} \xrightarrow{\mathfrak{B}^+(B)} \mathcal{M}'$
- Adding a port, connecting two ports
- Adding attributes / signals to blocks

$$\bullet \ \mathcal{M} \xrightarrow{\mathsf{Attr}^+(B,\mathsf{a})} \mathcal{M}'$$

### State machine diagrams

Adding a state

• 
$$\mathcal{M} \xrightarrow{\mathsf{State}^+(B,s)} \mathcal{M}'$$

Adding a transition
Trans<sup>+</sup>(R t)

• 
$$\mathcal{M} \xrightarrow{\mathsf{Trans}^+(B,t)} \mathcal{M}'$$

• Adding a guard, an *after*, an action to a transition



I S a e 🚈

SUPAERO

# **Contribution: Illustration with An Example**





# **Contribution: Illustration with An Example (Cont.)**

We apply mutations to the state machine of *Receiver* 





# **Contribution: Illustration with An Example (Cont.)**

Dependency graph of the system after mutation. Brown circle: added elements.





IS a e 🚧

# Contribution: Illustration with An Example (Cont.)

#### Proof Optimizer

- 1. Our algorithm first computes that: END1 reachable  $\Rightarrow$  END2 reachable
- 2. Our algorithm replaces the reachability of END2 by the reachability of END1 in the list of properties to be proved
- 3. The model is reduced for the proof of the reachability of END1





# Contribution: Illustration with An Example (Cont.)

🛞 IP PARIS



Resulting model, and proof of reachability:





END1 is not reachable so END2 is not reachable after mutation



1586 🚧

# **Contribution: Proof Optimizer Algorithm**



**Input**: proof that state *s* is reachable in initial Design  $D_I$ . New design  $D_M$ . **Output**: set of properties to be proved on  $D_M$ 

- 1. New logical paths to s in  $D_M$  are computed and added to *Paths* along with their immediate successors
- 2. Computation of the shortest prefixes in *Paths* that cannot lead to any mutated element . If an immediate successor is reachable then s is reachable (Proof done for  $D_I$ ): exit.
- 3. Identification of new paths (due to new loops, choices, variables, ...) leading to s that have not been proved for  $D_I$ . Computation of the reachability of s via these paths.



### **Contribution:** Discussion





- Performance trade-off between:
  - Reproving the same properties on the new design
  - Computing potentially simpler properties to be proved on the new design

A performance study follows...



1586 🚧

# Case Study: TSN



### Time-Sensitive Networking (TSN) [IEEE 802.1]

- Guaranteed bounded latency, low packet delay variation, and low packet loss
- Adapted to safety-critical systems with deterministic real-time communication
- Built upon:
  - Transmitting End Systems Tx ES and Receiving End System Rx ES
  - Switches *SW* and network paths





### **Case Study: Model**

1586 🚧

SUPAERO

#### 2 Tx ES, 2 Rx ES, 2 SW. More than 20 blocks, complex state machines



# **TELECOM** Case Study: Mutations and Performance



- System  $S_1$ : 1 Tx ES, 2 SW, 1 Rx ES, 2 flows
- Mutation  $M_1 = S_1 \xrightarrow{+1T \times ES, +2SW, +1R \times ES, +2flows} S_2$

Reachability	States/ Transi- tions	Proof time (ms)	Muta tion	States Transitions	Proof time (ms) no red.	Proof time (ms) reduction	DG: vertices/edges/ time to generate
RG genera- tion	2k/3k	16	<i>M</i> <sub>1</sub>	13k/50k	240126		617/934/5ms
Get packet in flow 0	-	5		-	227	2	
Get packet in flow 2	-	7		-	231	2	
Get packet in SW#2	-	5		-	232	2	



# Case Study: Mutations and Performance (Cont.)

• Mutation 
$$M_2 = S_3 \xrightarrow{+1 \text{flow}} S_4$$

Reachability	States/ Transi- tions	Proof time (ms)	Muta tion	States Transitions	Proof time (ms) no red.	Proof time (ms) reduction	DG: vertices/edges/ time to generate
RG genera- tion	80k/200k	292	M2	300k/677k	1170		389/594/2ms
Get packet in flow 3	-	8		-	11	7	
Get packet in flow 0	-	9		-	10	5	
Get packet in SW#3	-	7		-	10	4	



IS a e 🚧

# **Conclusion and Future Work**

#### Better agility in design

- Specification of mutations
- Incremental verification
- Demonstrated in the scope of a complex real-time system (TSN)
  - · Proof time reduced for all tested reachability properties

#### Improvements

- Decrease complexity of our incremental verification approach
- Extension to more complex CTL properties
- Support for deletion mutations (today: only model additions)
- Full implementation in TTool



1586 🚧

SUPAERO

### **Questions?**

#### Download TTool!

• http://ttool.telecom-paris.fr/



- L. Apvrille, P. de Saqui-Sannes, O. Hotescu. and A. Calvino, "SysML Models Verification Relying on Dependency Graphs", In Proceedings of the 10th International Conference on Model-Driven Engineering and Software Development, ISBN 978-989-758-550-0, ISSN 2184-4348, pages 174-181
- L. Apvrile, B. Sultan, O. Hotescu, P. de Saqui-Sannes, S. Coudert, "Mutation of Formally Verified SysML Models", Proceedings of the 11th internationl conference on Model-Based Software and Systems Engineering (Modelsward'2023), Lisbon, Portual, Feb. 19-21, 2023