



# AVATAR-TTool

## A SysML Environment for the Proof of Safety and Security Properties

Ludovic Apvrille

Telecom ParisTech  
ludovic.apvrille@telecom-paristech.fr

April 2011

# Outline

## Introduction

- Model-Driven Engineering
- TTool
- DIPLODOCUS

## AVATAR: From Requirements to Prototyping

- Introduction
- Requirements
- Analysis
- Design

## Conclusions, References

- Conclusions
- References

# Outline

## Introduction

Model-Driven Engineering

TTool

DIPLODOCUS

AVATAR: From Requirements to Prototyping

Conclusions, References

# Model Driven Engineering

## Definition

- ▶ Process based on abstract representations for a given domain (domain model)
- ▶ Notion of patterns
- ▶ Should enhance team working and exchanges between clients / system-level teams and development teams

## UML and SysML

- ▶ MDE is commonly based on UML profiles
  - ▶ Profiles defined at OMG's (e.g., SPT, MARTE, SysML)
  - ▶ Profiles defined by tool vendors (e.g. in Rhapsody, Artisan)
  - ▶ User-defined and company-defined models

# A Multi Profile Platform: TTool

## TTool

- ▶ Open-source toolkit mainly developed by Telecom ParisTech
- ▶ 8 UML profiles
  - ▶ DIPLODOCUS, AVATAR
- ▶ Support from academic (e.g. INRIA) and industrial partners (e.g., Freescale)




## Main ideas

- ▶ Lightweight, easy-to-use toolkit
- ▶ Simulation with model animation
- ▶ Formal proof at the push of a button

# The DIPLODOCUS UML Profile

- ▶ Partitioning
  - ▶ Finding the best SW / HW function repartition
- ▶ Follows the Y-Chart approach
- ▶ Ultra-fast simulation and verification
  - ▶ Up to 100 times the real-time execution
  - ▶ Variable simulation coverage



# Outline

Introduction

**AVATAR: From Requirements to Prototyping**

Introduction

Requirements

Analysis

Design

Conclusions, References

# AVATAR in a Nutshell

## Former contribution: TURTLE (1999)


- ▶ Formally defined UML profile (RT-LOTOS, UPPAAL)
- ▶ Enhanced with requirement (2006), analysis (2003) and deployment phases (2006)

## AVATAR (2010)

- ▶ SysML environment supporting all methodological phases
- ▶ Graphical capture of properties
- ▶ Integrated simulation
- ▶ Safety and **security** proofs at the push of a button
- ▶ C-POSIX code generation
- ▶ TURTLE is now deprecated!




# Methodology



# Requirement Capture

- ▶ SysML Requirement Diagrams
- ▶ Specialization for security-related requirements (e.g., confidentiality, privacy, etc.)
- ▶ Modeling assumptions inside notes




## Modeling assumptions

The controller never fails.  
None of the devices connected to the controller ever fails.  
The oven is correctly initialized.  
The oven is permanently connected to 220V AC.  
There is no pet in the oven during operation.

A sensor attached to the door enables detection of "open door".

# Attack Trees


- ▶ Represent all possible attacks on the system
  - ▶ And relations between those attacks: OR, AND, SEQUENCE, BEFORE, AFTER, etc.
- ▶ SysML Parametric Diagrams



▶ Back to methodology


## Use Cases

- ▶ System boundary, actors, and main functions (use cases) provided by the system
  - ▶ And high-level links between use cases
- ▶ SysML Use Case Diagrams




# Main Functioning Modes

- ▶ Identify various system functioning modes
- ▶ Represent relations between functioning modes
  - ▶ Sequence, choice, preemption, parallel
- ▶ (Slightly extended) SysML Activity Diagrams




# Scenarios

- ▶ Identify a specific trace of the system
- ▶ SysML Sequence Diagrams




# Design: Architecture

- ▶ SysML Block Definition and Internal Block Diagrams
- ▶ Block = attributes, methods, in/out signals, behaviour



## Detailed Design

- ▶ Block's behaviour is described in terms of SysML State Machine Diagrams
- ▶ Non deterministic choices
- ▶ Non deterministic temporal operators






# Property Modeling

## Safety properties

- ▶ Customized Parametric Diagrams (TEPE)

## Security properties


- ▶ Based on basic pragmas
  - ▶ Confidentiality of a block attribute
  - ▶ Authenticity of interconnected block signals



```
#Confidentiality RemoteControl.duration  
#Authenticity RemoteControl.SendingRemoteOrder.msg1 WirelessInterface.gotWirelessOrder.msg2  
#InitialCommonKnowledge RemoteControl.PSK WirelessInterface.PSK
```

# Simulation

- ▶ Integrated in TTool
- ▶ Model animation
- ▶ Breakpoints, step, backstep, reset, introspection of block variables, etc.
- ▶ Simulation traces are displayed as SysML Sequence Diagrams



▶ Back to methodology

# Formal Verification

- ▶ Push button approach, both for safety and security properties!


## Safety properties

- ▶ UPPAAL based



## Security properties

- ▶ ProVerif based



▶ Back to methodology


# Prototyping

- ▶ C-POSIX code generation from design
  - ▶ Compiled and executed on localhost (e.g. Windows, MacOS, Linux)
  - ▶ Prototyped with the SocLib + MutekH platform

## SoClib/MutekH

- ▶ SoClib = virtual prototyping platform (LIP6)
  - ▶ Many microprocessors supported (MIPS, ARM, PowerPC, etc.)
  - ▶ Embedded Operating System = MutekH
  - ▶ Transaction Level Modeling or Cycle Accurate Bus Accurate
- ▶ Code is first cross-compiled for the selected microprocessor
- ▶ Then, execution of: SocLib, MutekH, application
  - ▶ Performance metrics (traces)
  - ▶ Easy debugging (gdb: step by step execution, etc.)

# Prototyping with SoCLib



```
vcitty
BT - No request selected -> looking for one!
BT - Counting requests
BT - Starting loop
BT - Send sync
BT - Send sync not executable
BT - Counting requests: 0
BT - No pending requests
BT - Adding pending request in outllaitqueue
BT - Controller -> Waiting for request!
BT - Controller -> Releasing mutex
my name = Magnetron
BT - Trace Function
BT - Magnetron -> -> (====) Entering state + WaitForStart
BT - Trace Function
BT - Magnetron -> Locking mutex
BT - Magnetron -> Mutex locked
BT - Magnetron -> Going to execute request
BT - No request selected -> looking for one!
BT - Counting requests
BT - Starting loop
BT - receive sync
BT - Counting requests: 1
BT - At least one pending request: 1
BT - selectedIndex=1
BT - Getting request at index: 0

Terminal - xterm - 88x24
SystemC 2.2.0 --- Oct 10 2009 07:49:18
Copyright (c) 1996-2006 by all Contributors
ALL RIGHTS RESERVED
Packaged for MacOS by Logic Poet: http://www.logicpoet.com

Initializing memories with 5a
coba-vgn-mutekh_kernel_tutorial SoCLib simulator for Mutekh
Initializing memories with 5a
Initializing memories with 5a
[GDB] SoCLIB_GDB env variable may contain the following flag letters:
X (dont break on except), S (wait connect on except),
C (functions branch trace), Z (functions entry trace), D (gdb protocol debug),
W (dont break on watchpoints), T (exit simulation on trap), F (start frozen)
=> See http://www.soclib.fr/trac/dev/wiki/Tools/GdbServer
[GDB] listening on port 2346
Loading at 0x60090000 size 1048576: .text .rodata .except .contextdata .data .bss
Warning: locale not supported by Xlib, locale set to C
Loading at 0x802000 size 4096: nothing
Loading at 0 size 4096: nothing
Loading at 0xbf080000 size 4096: .boot
Loading at 0xfffffff0 size 128: nothing
Loading at 0x80000000 size 16777216: nothing
Loading at 0x7f000000 size 16777216: nothing
```

# Outline

Introduction

AVATAR: From Requirements to Prototyping

Conclusions, References

Conclusions

References

# Conclusions

## TTool = Open-source solution for MDE

- ▶ Academic and industrial involvement on TTool
- ▶ Many success stories (e.g., Freescale, EVITA)
- ▶ Used for teaching activities

## AVATAR

- ▶ Integrated simulation
- ▶ Formal proof at the push of a button
  - ▶ Safety proof (UPPAAL)
  - ▶ Security proof (ProVerif)
- ▶ Easy-to-use virtual prototyping

## Website, Publications

TTool website: <http://labsoc.comelec.enst.fr/ttool/>

- ▶ Under google: "TTool"
- ▶ How to install TTool, tutorials, these slides, etc.

### Papers

- ▶ Gabriel Pedroza, Daniel Knorreck, Ludovic Apvrille, "AVATAR: A SysML Environment for the Formal Verification of Safety and Security Properties", The 11th IEEE Conference on Distributed Systems and New Technologies, Paris, France, May 2011.
- ▶ Daniel Knorreck, Ludovic Apvrille, Pierre de Saqui-Sannes, "TEPE: A SysML Language for Time-Constrained Property Modeling and Formal Verification", Proceedings of the Third IEEE International Workshop UML and Formal Methods (UMLFM'2010), Shanghai, China, November, 2010.
- ▶ L. Apvrille, W. Muhammad, R. Ameer-Boulifa, S. Coudert and R. Pacalet, "A UML-based Environment for System Design Space Exploration", 13th IEEE International Conference on Electronics, Circuits and Systems (ICECS'2006), Nice, France, December 2006