
Shared memory basics

INF346, 2014

© 2014 P. Kuznetsov

Shared memory model

- Processes communicate by applying operations on and receiving responses from shared objects
- A shared object is a state machine
 - √States
 - ✓Operations/Responses
- √Sequential specification
- Examples: read-write registers, TAS,CAS,LLSC,...



Read-write register

- Stores values (in a value set V)
- Exports two operations: read and write
 - √Write takes an argument in V and returns ok
 - ✓ Read takes no arguments and returns a value in V

3

Shared memory guarantees

Processes invoke operations on the shared objects and:

- Liveness: the operations eventually return something
- Safety: the operations never return anything incorrect

4

Liveness

- An operation is complete if its invocation is followed by a matching response
 - √write(v) -> ok
 - √read() -> a value in V
- A process invoking an operation may fail (stop taking steps) before receiving a response
- A process is correct (in a given run) if it never fails


Under which condition a correct process makes progress?


Wait-freedom: unconditional progress

Every operation invoked by a correct process eventually completes

All objects considered in this class are wait-free

We consider well-formed runs: a process never invokes an operation before returning from the previous invocation





Operation precedence

- Operation op1 precedes operation op2 in a run R if the response of op1 precedes (in global time) the invocation of op2 in R
- If neither op1 precedes op2 nor op2 precedes op1 than op1 and op2 are concurrent

Safety (registers)


Informally, every read operation returns the "last" written value (the argument of the "last" write operation)


- √What does the "last" mean?
- √What if operations overlap?


1

Safety criteria

- Safe registers: every read that does not overlap with a write returns the last written value
- Regular registers: every read returns the last written value, or the concurrently written value (assuming one writer)
- Atomic registers: the operations can be totally ordered, preserving legality and precedence (linearizability)
 - √≈ if read1 returns v, read2 returns v', and read1 precedes read2, then write(v') cannot precede write(v)







Space of registers

- Values: from binary (V={0,1}) to multi-valued
- Number of readers and writers: from 1-writer 1-reader (1W1R) to multi-writer multi-reader (NWNR)
- · Safety criteria: from safe to atomic

1W1R binary safe registers can be used to implement

an NWNR multi-valued atomic registers!



Leslie Lamport - Turing Award 2013!

- Time, Clocks, and the Ordering of Events in a Distributed System. Commun. ACM 21(7): 558-565 (1978)
- Continuit. ACM 21(7): 596-595 (1978)

 ✓ Logical clocks, relativity of asynchronous distributed computing
 On Interprocess Communication. Distributed Computing 1(2):
 77-101 (1986)

 ✓ Shared-memory abstractions and transformations
- Leslie Lamport. 1998. The part-time parliament. ACM Trans. Comput. Syst. 16, 2 (May 1998)

 ✓ Paxos algorithm for a fault-tolerant replicated service

Transformations

From 1W1R binary safe to 1WNR multi-valued atomic

- From safe to regular (1W1R) ١.
- From one-reader to multiple-reader (regular II. binary or multi-valued)
- From binary to multi-valued (1WNR regular)
- From regular to atomic (1W1R) IV.
- From 1W1R to 1WNR (multi-valued atomic)


1WNR binary safe -> 1WNR binary regular

Let p1 be the only writer and 0 be the initial value

Code for process p1:

1WNR binary safe -> 1WNR binary regular

- Correctness:
 - √R is touched only to change its value
 - ✓ both 0 and 1 are legal values in case of concurrency!



Transformations

From 1W1R binary safe to 1WNR multi-valued atomic

- I. From safe to regular (1W1R)
- From one-reader to multiple-reader (regular binary or multi-valued)
- III. From binary to multi-valued (1WNR regular)
- IV. From regular to atomic (1W1R)
- v. From 1W1R to 1WNR (multi-valued atomic)

21

1W1R (binary regular) -> 1WNR (binary regular)

Let p1 be the only writer and 0 be the initial value

Code for process pi:

22

1W1R (binary regular) -> 1WNR (binary regular)

- Correctness:
 - ✓ enough to consider a read that does not overlap
 with any write
 - √the last written value cannot be missed
- Works also for multi-valued and safe registers

What if 1W1R registers are atomic?

23

Transformations

From 1W1R binary safe to 1WNR multi-valued atomic

- I. From safe to regular (1W1R)
- II. From one-reader to multiple-reader (regular binary or multi-valued)
- III. From binary to multi-valued (1WNR regular)
- IV. From regular to atomic (1W1R)
- v. From 1W1R to 1WNR (multi-valued atomic)

© 2012 P. Kuznetsov

Binary -> M-valued (1WNR regular)

Code for process pi:

```
initially:
    shared array R[0,..M-1] of 1WNR registers := [1,0,...,0]

upon read()
    for j = 0 to M-1 do
        if R[j].read() = 1 then return j

upon write(v) // if i=1
    R[v].write(1)
    for j=v-1 down to 0 do R[j].write(0)
    return ok
```

Binary -> M-valued (1WNR regular)

- Correctness:
 - ✓only the last or concurrently written value can be returned
 - ✓ every operation returns in O(M) steps

© 2013 P. Kuznetsov

26

Quiz 1: what if?

```
Code for process pi: initially: shared array R[0,..M-1] of 1WNR registers := [1,0,...,0]  
   upon read()  
   for j = 0 to M-1 do  
   if R[j].read() = 1 then return j
```

R[v].write(1)

return ok

for j=0 to v-1 do R[j].write(0)

27

Quiz 2: what if?

```
Code for process pi: initially: shared array R[0,..M-1] of 1WNR registers := [1,0,...,0] upon read() for j = 0 to M-1 do if R[j].read() = 1 then return j
```

upon write(v) // if i=1
for j=v-1 down to 0 do R[j].write(0)
R[v].write(1)
return ok

© 2013 P. Kuznetsov

28

Quiz 3: why not atomic?

- Can we find an execution that is not atomic?
 - √"new-old" inversion:
 - √R1 precedes R2
 - √R1 returns the new value, and R2 returns the old value

© 2013 P. Kuznetsov

29

Transformations

From 1W1R binary safe to 1WNR multi-valued atomic

- I. From safe to regular (1W1R)
- II. From one-reader to multiple-reader (regular binary or multi-valued)
- III. From binary to multi-valued (1WNR regular)
- IV. From regular to atomic (1W1R)
- v. From 1W1R to 1WNR (multi-valued atomic)

© 2012 P. Kuznetsov

Histories

A history is a sequence of invocation and responses


E.g., p1-write(0), p2-read(),p1-ok,p2-0,...


A history is sequential if every invocation is immediately followed by a corresponding response

E.g., p1-write(0), p1-ok, p2-read(),p2-0,...

(A sequential history has no concurrent operations)

© 2012 P. Kuznetso





Legal histories

A sequential history is *legal* if it satisfies the sequential specification of the shared object

Read-write registers:

Every read returns the argument of the last write

(well-defined for sequential histories)


34


Complete operations and completions


Let H be a history

An operation op is *complete* in H if H contains both the invocation and the response of op

A *completion* of H is a history H' that includes all complete operations of H and a subset of incomplete operations of H followed with matching responses







Equivalence

Histories H and H' are *equivalent* if for all pi HIp_i = H' Ip_i

E.g.:

 $H=p_1$ -write(0); p_1 -ok; p3-read(); p_3 -3 $H'=p_1$ -write(0); p_3 -read(); p_1 -ok; p_3 -3

39

Linearizability (atomicity)

A history H is *linearizable* if there exists a sequential legal history S such that:

- S is equivalent to some completion of H
- S preserves the precedence relation of H:
 op1 precedes op2 in H => op1 precedes op2 in S

What if: define a completion of H as any any complete extension of H?

40

Sequential consistency

A history H is *linearizable* if there exists a sequential legal history S such that:


- S is equivalent to some completion of H
- S preserves the per-process order of H:
 pi executes op1 before op2 in H => pi executes op1
 before op2 in S

Why (strong) linearizability and not (weak) sequential consistency?

2013 P. Kuznetsov


Linearizability is compositional!

- Any history on two linearizable objects A and B is a history of a linearizable composition (A,B)
- A composition of two registers A and B is a two-field register (A,B)



Sequential consistency is not!

 A composition of sequential consistent objects is not always sequentially consistent!



Every incomplete operation in a finite history can be independently completed p1 enq(1) ok deq() p2 What safety property is blocking?

Linearizability as safety

- Prefix-closed: every prefix of a linearizable history is linearizable
- Limit-closed: the limit of a sequence of linearizable histories is linearizable

(see Chapter 2 of the lecture notes)

An implementation is linearizable if and only if all its finite histories are linearizable

2013 P. Kuznetsov


Atomic registers


A register is *atomic* if every history it produces is linearizable


Informally, the complete operations (and some incomplete operations) are seen as taking effect instantaneously at some time between their invocations and responses


(The operations are atomic)


D12 P. Kuznetsov 46




















1W1R regular -> 1W1R atomic

Code for process pi:

```
initially:
    shared 1W1R regular register R := 0
    local variables t := 0, x := 0

upon read()
    (t',x') := R.read()
    if t' > t then t:=t'; x:=x';
    return(x)

upon write(v) // if i=1
    t:=t+1
    R.write(t,v)
```

Transformations

From 1W1R binary safe to 1WNR multi-valued atomic

- From safe to regular (1W1R)
- II. From one-reader to multiple-reader (regular binary or multi-valued)
- III. From binary to multi-valued (1WNR regular)
- IV. From regular to atomic (1W1R)
- v. From 1W1R to 1WNR (multi-valued atomic)

© 2012 P. Kuznetsov

56

Transformations-I

From safe to regular (binary 1W1R)

- Writer touches shared memory only to change
- A concurrent read is allowed to return any value (0 or 1)

012 P. Kuznetsov

Transformations-II

From one-reader to multiple-reader (regular binary or multi-valued)

- Every reader is assigned a dedicated register to read
- Writer writes in all
- Reader reads its own register

© 2012 P. Kuznetsov

58

Transformations-III

From binary to M-valued (1WNR regular)

- Every value in {0,...,M-1} is assigned a dedicated 1WNR register
- Write(v) sets R[v] to 1 and sets R[v-1] ... R[0] to 0
- Read returns the smallest v such that R[v]=1

© 2012 P. Kuznetsov


59


Transformation IV


From regular to atomic (1W1R multi-valued)


- Write a timestamp with a value
- The reader returns the latest value and ignores the old one

© 2012 P. Kuznetsov









Transformation V: correctness

If read1 returns v and read1 precedes read2 then read2 cannot return a value that is older than v – sufficient for proving that a one-writer regular register is linearizable

- What if the reader does not write?
- What about multiple writers?

© 2014 P. Kuznetsov

Bibliographic project

- Team of two: 10 mins presentation of a research paper + 5 mins discussion
 - ✓What is the problem? What is its motivation?
 - √What is the idea of the solution?
 - √What is new and what is interesting here?
 - Technical details: unnecessary
- Final grade = 1/3 for the presentation (April 30, May 5 and 6) + 2/3 written exam (May 7)
- The list of papers (with pdfs) and the link to a form to submit your choice:
 - ✓ http://perso.telecom-paristech.fr/~kuznetso/INF346/
 - ✓By April 2, 2014

© 2014 P. Kuznetsov

67

Next time: a quiz session

- March 28, 15h15-16h45
- A few problems on read-write shared memory model
- Bring some paper with you

@ 2013 P. Kuznetsov